JanisE / video-reverseView external linksLinks
Reverse videos (using FFmpeg)
☆15Jan 19, 2023Updated 3 years ago
Alternatives and similar repositories for video-reverse
Users that are interested in video-reverse are comparing it to the libraries listed below
Sorting:
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- KiCad Color Theme Picker☆43Jul 15, 2019Updated 6 years ago
- Public release of the sources for SunshineCTF 2017 challenges☆11Oct 31, 2017Updated 8 years ago
- Markdown extension based on the blockquote syntax that you can use to emphasize critical information. They are displayed with distinctive…☆14Jan 13, 2025Updated last year
- Python script to download and run ambient files from ambient-mixer.com☆10Feb 29, 2024Updated last year
- A set of useful IMAP tools☆10Jul 15, 2019Updated 6 years ago
- Template for Xilinx Vivado projects☆10Nov 15, 2024Updated last year
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆13Dec 29, 2020Updated 5 years ago
- The nginx module to invalidate complete cache zone☆11Jul 1, 2020Updated 5 years ago
- Arduino/ESP8266 library for decoding RF 433Mhz signals of Lacrosse wheater stations sensors☆10Jan 13, 2019Updated 7 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆12Jan 27, 2016Updated 10 years ago
- BoomSoccer is a browser real-time multiplayer game (Javascript/Websocket/HTML5)☆11Jul 25, 2016Updated 9 years ago
- Automated measurement of crystal parameters using a vector network analyser☆13Jun 17, 2020Updated 5 years ago
- Emacs Verilog Tree-sitter Major-mode☆11Oct 9, 2025Updated 4 months ago
- community-driven sprint.☆17Dec 9, 2023Updated 2 years ago
- Small demo of using physac 2d physics engine in golang☆12Jan 4, 2022Updated 4 years ago
- Binary storage format for deep learning on videos.☆12Mar 10, 2022Updated 3 years ago
- Official implementation of "An Action Is Worth Multiple Words: Handling Ambiguity in Action Recognition", BMVC 2022☆12Dec 16, 2022Updated 3 years ago
- Official Chromium browser for Android that supports extensions☆37Updated this week
- ☆13Jun 24, 2022Updated 3 years ago
- A fast and low memory consumption web framework for Go with middleware support and without third-party dependencies☆15Jan 10, 2023Updated 3 years ago
- an Internet Key Exchange V2 library in go☆12Jul 7, 2017Updated 8 years ago
- Regular expressions based on Rob Pike Plan9 regexp9. Forked from https://github.com/attractivechaos/benchmarks/tree/master/reb/regexp9☆14Feb 5, 2022Updated 4 years ago
- windows rustdedicated server using oxide or umod plugins☆13Jan 25, 2023Updated 3 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- Lightweight widget collection for awesomeWM☆16Oct 6, 2025Updated 4 months ago
- Devcontainer for building programs for the ZX Spectrum and related 8-bit devices including ZX81 and Spectrum Next.☆23Updated this week
- nvim plugin providing a subtle overview of LSP diagnostics☆17Sep 14, 2024Updated last year
- My Emacs settings☆18Oct 4, 2023Updated 2 years ago
- Bootstrap Kubernetes with rkt the hard way on Google Cloud Platform or Amazon EC2. No scripts.☆16Sep 29, 2016Updated 9 years ago
- AutoHotkey macro library for Diablo II: Lord of Destruction☆14Dec 14, 2015Updated 10 years ago
- Working Debug Stick for Minecraft Bedrock 1.20+☆18Feb 4, 2026Updated last week
- ☆18Feb 27, 2021Updated 4 years ago
- Read TouchStone files (S-Parameters) and plot them. Also calibrate them using Short-Open-Load / Through-Isolation calibration files☆18Apr 6, 2017Updated 8 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- Лексический редупликатор слов русского языка☆17Dec 30, 2022Updated 3 years ago
- splitLines() is a jQuery plugin that takes a block of text and splits it up into separate lines based on the width of the box or a width …☆20Feb 21, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago