Alternatives and similar repositories for lib_tflite_micro

Users that are interested in lib_tflite_micro are comparing it to the libraries listed below

• xmos / ai_tools
  AI applications and tools
  ☆28Updated last week
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 2 months ago
• RTEMS / rtems-docs
  Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/
  ☆10Updated 3 weeks ago
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆38Updated 2 weeks ago
• pulp-platform / chimera
  ☆16Updated 2 weeks ago
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆24Updated 2 years ago
• riscv-mcu / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.
  ☆31Updated 3 months ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 2 months ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆38Updated this week
• eembc / telebench
  TeleBench™ is a suite of benchmarks that allows the users to approximate the performance of processors in modem and related fixed-telecom…
  ☆12Updated 4 years ago
• riscvarchive / riscv-code-speed-optimization
  ☆12Updated 4 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 10 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• YosysHQ / sby-gui
  GUI for SymbiYosys
  ☆15Updated last year
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆16Updated 6 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 6 months ago
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆42Updated 2 months ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆20Updated 2 months ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• tenstorrent / rv-core-dv-kit
  ☆25Updated 3 months ago
• thesofproject / sof-docs
  Documentation for SOF
  ☆22Updated last month
• riscvarchive / riscv-zfinx
  ☆12Updated last year
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆14Updated 6 years ago
• AI-Vector-Accelerator / NN_software
  ☆9Updated 2 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆36Updated 2 months ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆23Updated 2 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated 3 months ago
• stellaraccident / mlir-py-release
  ☆11Updated 3 years ago
• AlSaqr-platform / he-soc
  ☆31Updated this week