Alternatives and similar repositories for lib_tflite_micro:

Users that are interested in lib_tflite_micro are comparing it to the libraries listed below

• xmos / ai_tools
  AI applications and tools
  ☆26Updated this week
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆16Updated last week
• stellaraccident / mlir-py-release
  ☆11Updated 3 years ago
• RTEMS / rtems-docs
  Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/
  ☆10Updated this week
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆38Updated 2 months ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆34Updated last month
• intel / mklnn
  ☆10Updated 2 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 8 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆30Updated last week
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆21Updated 2 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 11 months ago
• pattonkan / sse2rvv
  A translator from Intel SSE intrinsics to RISCV-V Extension implementation
  ☆17Updated 6 months ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆34Updated last year
• sophgocommunity / SG2042-Newsletter
  Weekly update for SG2042 ecosystem. RISC-V is inevitable!
  ☆22Updated this week
• Chlorophytus / broccoli
  A soft multimedia/graphics processor prototype in Chisel 3
  ☆11Updated last year
• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆48Updated 7 years ago
• google / mlir-npcomp
  npcomp - An aspirational MLIR based numpy compiler
  ☆51Updated 4 years ago
• riscvarchive / riscv-code-speed-optimization
  ☆12Updated 4 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆30Updated this week
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆32Updated this week
• lupyuen / tflite-bl602
  TensorFlow Lite for BL602
  ☆11Updated 3 years ago
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆34Updated 5 years ago
• casalebrunet / pynq_dma
  PYNQ DMA benchmark project
  ☆12Updated 7 years ago
• eembc / telebench
  TeleBench™ is a suite of benchmarks that allows the users to approximate the performance of processors in modem and related fixed-telecom…
  ☆12Updated 4 years ago
• tenstorrent / luwen
  Tenstorrent system interface library
  ☆14Updated this week
• iree-org / iree-torch
  Torch Frontend for IREE
  ☆25Updated last year
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated 11 months ago
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆14Updated this week