CedarvilleCS / CedarLogicLinks
CedarLogic: Free, Open Source Digital Logic Simulator
☆37Updated last year
Alternatives and similar repositories for CedarLogic
Users that are interested in CedarLogic are comparing it to the libraries listed below
Sorting:
- ☆39Updated 7 years ago
- "emdoom" - a port of DOOM targeted for memory-strapped systems.☆119Updated 2 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆210Updated 4 years ago
- An open source implementation of the Virtual Circuit Board loader, assembler, and simulation engine.☆86Updated 2 years ago
- Full rewrite of Alchitry Labs☆33Updated last week
- RISC-V Emulator in pure Python (RV32I, machine mode, Newlib support, memory-mapped IO)☆20Updated last month
- ☆16Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆72Updated 2 weeks ago
- Interactive code generators for Gowin FPGAs☆17Updated 2 years ago
- A small and simple rv32i core written in Verilog☆13Updated 3 years ago
- All the files for my 16-bit GPU called the turtle card 200X3D.☆17Updated 5 months ago
- Implementation of RV32I in Logisim-evolution.☆24Updated 2 years ago
- Linux on Arduino UNO / atmega328p port of mini-rv32ima. Let's run Linux on one of the world's worst Linux PC☆182Updated 10 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Run Linux on MCUs such as ESP32C3 with RISC-V emulator☆120Updated last year
- ☆63Updated last year
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆19Updated 4 months ago
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆25Updated 3 months ago
- Force-directed component autoplacement for KiCad☆30Updated 9 months ago
- Custom 6502 Video Game Console☆11Updated last year
- an esp32 based minecraft server!☆94Updated last year
- Silicon Layout Wizard☆182Updated last week
- 8-bit RISC CPU for Excel, and related files☆145Updated 10 months ago
- ViPeR 32-bit Pipelined RISC-V CPU☆12Updated 2 months ago
- assembler with architecture-agnostic syntax and implemenations for arm32-a, arm32-m, i386, and x86-64☆15Updated last month
- Simulation in Logisim-Evolution HC☆34Updated 4 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆44Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 5 months ago
- ☆16Updated 7 months ago
- Combined ESP32C3 and iCE40 FPGA board☆70Updated 3 weeks ago