CedarvilleCS / CedarLogic
CedarLogic: Free, Open Source Digital Logic Simulator
☆35Updated last year
Alternatives and similar repositories for CedarLogic
Users that are interested in CedarLogic are comparing it to the libraries listed below
Sorting:
- Implementation of RV32I in Logisim-evolution.☆23Updated last year
- Custom 6502 Video Game Console☆11Updated last year
- Generate Verilog code from a KiCad netlist☆60Updated 6 months ago
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- Implementation of a RISC-V CPU in Verilog.☆14Updated 2 months ago
- Submission template for TT02☆25Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆42Updated 2 years ago
- PicoRV32 RISC-V project for Tang Nano 20K FPGA development board☆26Updated 11 months ago
- A design for TinyTapeout☆16Updated 2 years ago
- Quite OK Image FPGA Encoder and Decoder☆19Updated last year
- sump3 logic analyzer☆19Updated 2 weeks ago
- https://hackaday.io/project/172073-microcoding-for-fpgas☆11Updated last year
- A RISC-V CPU implementation☆12Updated 5 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆11Updated last month
- Müsli USB Pmod-compatible module☆11Updated 2 years ago
- Simulation in Logisim-Evolution HC☆34Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- iCE40UP5K in an Adafruit Feather form factor☆23Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Minimal implementation of Raybox HDL ray caster concept☆24Updated last week
- A Python module to interact with an Intel JTAG UART☆18Updated 4 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated last year
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Updated 3 years ago
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated last week
- ☆35Updated 6 months ago
- Digital/Analog Circuit Design and Simulation System for Windows☆27Updated 6 years ago
- ☆15Updated last year