CedarvilleCS / CedarLogicLinks
CedarLogic: Free, Open Source Digital Logic Simulator
☆36Updated last year
Alternatives and similar repositories for CedarLogic
Users that are interested in CedarLogic are comparing it to the libraries listed below
Sorting:
- Implementation of a RISC-V CPU in Verilog.☆14Updated 3 months ago
- Example of how to get started with olofk/fusesoc.☆17Updated 3 years ago
- Custom 6502 Video Game Console☆11Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- Combined ESP32C3 and iCE40 FPGA board☆66Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Generate Verilog code from a KiCad netlist☆60Updated 7 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- Quite OK Image FPGA Encoder and Decoder☆19Updated 2 years ago
- An open source implementation of the Virtual Circuit Board loader, assembler, and simulation engine.☆79Updated last year
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆60Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated 2 weeks ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆13Updated last year
- Submission template for Tiny Tapeout 03☆20Updated last year
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆67Updated last year
- A RISC-V CPU implementation☆13Updated 5 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆49Updated this week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- CUDA Custom Buffers and example blocks☆19Updated 2 years ago
- 8 bit CPU optimized for the constraints of tinytapeout☆11Updated 2 years ago
- Assembler for a 1 bit processor made around a ROM chip☆37Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆85Updated last year
- ☆1Updated last year
- 32-bit soft RISCV processor for FPGA applications☆16Updated last year
- https://hackaday.io/project/172073-microcoding-for-fpgas☆11Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated this week
- RV32I single cycle simulation on open-source software Logisim.☆19Updated 2 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆32Updated 2 years ago