Alternatives and similar repositories for CedarLogic

Users that are interested in CedarLogic are comparing it to the libraries listed below

• kkirss / vcb-riscv
  ViPeR 32-bit Pipelined RISC-V CPU
  ☆12Updated 4 months ago
• timot3 / ECE385-Ethernet
  ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor
  ☆13Updated 3 years ago
• MichaelBell / tinyQV
  A Risc-V SoC for Tiny Tapeout
  ☆43Updated last month
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆209Updated last week
• TheCodingTurtle / tortlecard
  All the files for my 16-bit GPU called the turtle card 200X3D.
  ☆17Updated 6 months ago
• ucsbieee / mapache64
  Custom 6502 Video Game Console
  ☆11Updated last week
• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 4 years ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆69Updated 2 years ago
• cnlohr / embeddedDOOM
  "emdoom" - a port of DOOM targeted for memory-strapped systems.
  ☆119Updated 2 years ago
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆17Updated 8 months ago
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆36Updated last year
• alchitry / Alchitry-Labs-V2
  Full rewrite of Alchitry Labs
  ☆34Updated last month
• jrmoserbaltimore / risc-v-cpu-asynchronous
  A RISC-V CPU implementation
  ☆14Updated 5 years ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆173Updated this week
• ICE-V-Wireless / ICE-V-Wireless
  Combined ESP32C3 and iCE40 FPGA board
  ☆73Updated last month
• kittybupu / openVCB
  An open source implementation of the Virtual Circuit Board loader, assembler, and simulation engine.
  ☆91Updated 2 years ago
• mortie / rv32i-logisim-cpu
  Implementation of RV32I in Logisim-evolution.
  ☆24Updated 2 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• amstan / qoi-fpga
  Quite OK Image FPGA Encoder and Decoder
  ☆24Updated 2 years ago
• leijurv / Logisim-RISC-V
  ☆39Updated 7 years ago
• F35idk / spice-cpu
  An analog, transistor-level simulation of an 8-bit CPU in SPICE
  ☆12Updated 4 years ago
• nikisalli / esp32-minecraft-server
  an esp32 based minecraft server!
  ☆98Updated last year
• MinecraftMachina / FabricHDL
  A Verilog synthesis flow for Minecraft redstone circuits
  ☆14Updated 3 years ago
• TinyTapeout / tinytapeout-03
  ☆16Updated last year
• bitluni / Supercluster2
  ☆301Updated 2 months ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆72Updated last month
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆17Updated 4 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆15Updated 3 years ago
• cnlohr / badderapple
  Bad Apple in 65kB or bust.
  ☆35Updated last month
• riktw / HUB75E_ICE40
  SpinalHDL code to drive a 64*64 pixel HUB75E module with an ICE40
  ☆33Updated 5 years ago