myelin / teensy-openocd-remote-bitbang
OpenOCD remote_bitbang protocol implemented on the Teensy 3.2 via USB serial
☆19Updated 9 years ago
Alternatives and similar repositories for teensy-openocd-remote-bitbang:
Users that are interested in teensy-openocd-remote-bitbang are comparing it to the libraries listed below
- ice40 USB Analyzer☆58Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- ☆20Updated last year
- A curated list of Open Source PMOD boards☆44Updated 5 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Updated 6 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 9 months ago
- Couple of scripts which checks length matching of your KiCad design.☆26Updated 8 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated last year
- KiCad bus length matching script.☆30Updated 10 months ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Updated 6 years ago
- Yet Another Debug Transport☆21Updated 3 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Updated 6 years ago
- ☆29Updated 8 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆72Updated 5 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 5 years ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆28Updated 7 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Updated 9 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago