bamos / parsec-benchmark
An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.
☆103Updated 2 years ago
Alternatives and similar repositories for parsec-benchmark:
Users that are interested in parsec-benchmark are comparing it to the libraries listed below
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆89Updated 3 months ago
- A BarrierPoint implementation: Automatically select representative regions of parallel applications☆14Updated 8 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆31Updated 2 years ago
- The Splash-3 benchmark suite☆42Updated last year
- ☆34Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆34Updated 2 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- SST Architectural Simulation Components and Libraries☆93Updated this week
- PARSEC 3.0 benchmark suite☆10Updated 6 years ago
- This is the open-source site for XFDetector (ASPLOS'20)☆11Updated 3 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆81Updated last year
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- Measure instruction latency and throughput☆23Updated last week
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆72Updated 9 months ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- ☆30Updated 4 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆40Updated last month
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- ☆122Updated 6 months ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆39Updated 2 years ago
- gem5 configuration for intel's skylake micro-architecture☆46Updated 3 years ago
- ☆15Updated 4 years ago
- ☆59Updated 4 months ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- memory access workload simulator☆21Updated 4 months ago
- ☆21Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated 11 months ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆137Updated this week