xfguo / riscv-openwrtView external linksLinks
Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
☆54Nov 2, 2018Updated 7 years ago
Alternatives and similar repositories for riscv-openwrt
Users that are interested in riscv-openwrt are comparing it to the libraries listed below
Sorting:
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- ☆11Dec 23, 2025Updated last month
- armbian for riscv64 devices such as LicheePi 4A, MangoPi MQ Pro...☆24Nov 19, 2023Updated 2 years ago
- ☆51Jan 9, 2026Updated last month
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- Noisy language compiler☆17Jul 31, 2024Updated last year
- SD device emulator from ProjectVault☆18Sep 24, 2019Updated 6 years ago
- ☆17Apr 1, 2020Updated 5 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆44Nov 24, 2025Updated 2 months ago
- TH1520 linux kernel☆23Jan 8, 2026Updated last month
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- Linux kernel build scripts and patches for Fedora/RISC-V☆16Nov 8, 2018Updated 7 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Compartmentalised monolithic library OS☆20Jul 15, 2021Updated 4 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Provides various testers for chisel users☆100Jan 12, 2023Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot☆27Oct 18, 2024Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Feb 15, 2022Updated 4 years ago
- ☆27Apr 24, 2025Updated 9 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 weeks ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Experimental setup of "Intel MPX explained"☆29Feb 4, 2020Updated 6 years ago
- XuanTie vendor extension Instruction Set spec☆44May 30, 2025Updated 8 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- ☆38Aug 6, 2022Updated 3 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 7 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆26Updated this week
- RISC-V emulator in C☆33Jun 8, 2021Updated 4 years ago
- Eyrie enclave runtime kernel☆37Aug 2, 2023Updated 2 years ago
- The MIT Sanctum processor top-level project☆31Apr 7, 2020Updated 5 years ago