xfguo / riscv-openwrt
Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
☆55Updated 6 years ago
Alternatives and similar repositories for riscv-openwrt:
Users that are interested in riscv-openwrt are comparing it to the libraries listed below
- C-SKY Linux Port☆73Updated 2 months ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 7 years ago
- ☆24Updated 5 years ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- Buildroot for T-HEAD XuanTie CPU Series☆111Updated last year
- The OpenRISC 1000 architectural simulator☆72Updated 4 months ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆77Updated 5 years ago
- The directory to save GD32VF103 DataSheets☆19Updated 4 years ago
- riscv资料、论文等☆141Updated 6 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆20Updated 3 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 3 years ago
- Core description files for FuseSoC☆125Updated 4 years ago
- Nuclei RISC-V Software Development Kit☆130Updated last week
- RISC-V port of newlib☆97Updated 2 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆116Updated last year
- Nuclei RISC-V Linux Software Development Kit☆41Updated last month
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Software, tools, and documentation for RV32-VEGA-Lite platform☆65Updated 5 years ago
- ☆109Updated 6 years ago
- "Yun", aka cloud, On Chip (YoC) is based on AliOS Things for Xuantie RISC-V CPU with components optimized for bluetooth, WiFi, voice, vis…☆42Updated 2 weeks ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- u-boot-xarm from xilinx git repo with Digilent additions☆31Updated 5 months ago
- ☆31Updated last year
- OpenRISC 1200 implementation☆163Updated 9 years ago