Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
☆54Nov 2, 2018Updated 7 years ago
Alternatives and similar repositories for riscv-openwrt
Users that are interested in riscv-openwrt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- ☆13Jun 9, 2026Updated 2 months ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TH1520 linux kernel☆26May 24, 2026Updated 2 months ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- Libraries, Assets, Arduino Sketch, and Assembly Instructions for the 614Con Badge☆10Jun 19, 2018Updated 8 years ago
- ☆54Jan 9, 2026Updated 7 months ago
- A template for building new projects/platforms using the BOOM core.☆24Jan 14, 2019Updated 7 years ago
- Noisy language compiler☆17Jul 31, 2024Updated 2 years ago
- Student Developer Pack☆15Dec 23, 2014Updated 11 years ago
- ☆15Jun 23, 2017Updated 9 years ago
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Amlogic USB Burning Tool used to load Mainline U-boot without any storage☆28Sep 15, 2022Updated 3 years ago
- ☆43Apr 2, 2021Updated 5 years ago
- Fork of OpenOCD with NuttX thread support.☆24Jan 21, 2019Updated 7 years ago
- Linux kernel build scripts and patches for Fedora/RISC-V☆16Nov 8, 2018Updated 7 years ago
- MATLAB toolbox for ADI high speed converter products☆25Updated this week
- OPI5 open micro desk design.☆13Mar 6, 2023Updated 3 years ago
- fast, lightweight, versatile lisp environment☆41Nov 5, 2022Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Jan 12, 2021Updated 5 years ago
- GitHub Repository for the HW CWE SIG☆20Jul 24, 2026Updated 2 weeks ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆35Aug 7, 2023Updated 3 years ago
- buildroot fork☆37Nov 16, 2025Updated 8 months ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- Бібліотека для резистивної touch панелі на чипі XPT2046 або ADS7843 в складі дисплею ILI9341☆22Jun 12, 2022Updated 4 years ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 3 years ago
- altiumdesigner libs☆11Jul 11, 2019Updated 7 years ago
- A matlab+mex implementation of a convolutional encoder and a Viterbi decoder☆13May 1, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PulseRain RISC-V board manager package for Arduino IDE☆13Mar 15, 2022Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Optiflop measures the optimally achievable FLOPs for mathematical operations on various platforms.☆14Jul 29, 2026Updated last week
- PCR-LAMP Diagnostic Device☆11Sep 2, 2020Updated 5 years ago
- Hope this could be helpful when you're struggling with finding a suitable PhD/postDoc position.☆10Aug 14, 2023Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 8 months ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago