xfguo / riscv-openwrtLinks
Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
☆54Updated 6 years ago
Alternatives and similar repositories for riscv-openwrt
Users that are interested in riscv-openwrt are comparing it to the libraries listed below
Sorting:
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- C-SKY Linux Port☆75Updated this week
- Buildroot for T-HEAD XuanTie CPU Series☆115Updated last year
- The OpenRISC 1000 architectural simulator☆75Updated 5 months ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- LicheeTang 蜂鸟E203 Core☆198Updated 6 years ago
- RISC-V port of newlib☆101Updated 3 years ago
- ☆23Updated 6 years ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆86Updated 11 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- OpenRISC 1200 implementation☆172Updated 9 years ago
- 用Altera FPGA芯片自制CPU☆41Updated 11 years ago
- riscv资料、论文等☆144Updated 6 years ago
- Nuclei RISC-V Software Development Kit☆147Updated last week
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 5 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆84Updated 3 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆50Updated 11 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated 2 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆125Updated 2 years ago
- turbo 8051☆29Updated 8 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆21Updated 4 years ago
- Community's fork of Loongson PMON bootloader☆34Updated last year
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- u-boot-xarm from xilinx git repo with Digilent additions☆32Updated last year
- A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earli…☆28Updated 6 years ago
- Software, tools, and documentation for RV32-VEGA-Lite platform☆65Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago