xfguo / riscv-openwrt
Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
☆55Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-openwrt
- Light-weight RISC-V RV32IMC microcontroller core.☆103Updated 7 years ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- The OpenRISC 1000 architectural simulator☆71Updated 2 months ago
- C-SKY Linux Port☆72Updated last week
- The GNU MCU Eclipse RISC-V Embedded GCC☆75Updated 5 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- Buildroot for T-HEAD XuanTie CPU Series☆110Updated 10 months ago
- ☆24Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- RISC-V port of newlib☆95Updated 2 years ago
- LicheeTang FPGA Examples☆119Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆75Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆22Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 3 years ago
- Nuclei RISC-V Linux Software Development Kit☆39Updated 2 months ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆9Updated 5 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆110Updated 3 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆46Updated 10 years ago
- turbo 8051☆28Updated 7 years ago
- Community's fork of Loongson PMON bootloader☆27Updated 4 months ago
- LicheeTang 蜂鸟E203 Core☆185Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆123Updated 5 years ago
- ☆14Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- GNU toolchain for RISC-V, including GCC☆15Updated last month
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆77Updated 10 years ago