xfguo / riscv-openwrtLinks
Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
☆54Updated 6 years ago
Alternatives and similar repositories for riscv-openwrt
Users that are interested in riscv-openwrt are comparing it to the libraries listed below
Sorting:
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- ☆24Updated 6 years ago
- Buildroot for T-HEAD XuanTie CPU Series☆111Updated last year
- C-SKY Linux Port☆74Updated 7 months ago
- A port of FreeRTOS for the RISC-V ISA☆76Updated 6 years ago
- RISC-V port of newlib☆98Updated 3 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆20Updated 4 years ago
- Software, tools, and documentation for RV32-VEGA-Lite platform☆65Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆74Updated last month
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- The directory to save GD32VF103 Demo_Suites☆33Updated 4 years ago
- LicheeTang 蜂鸟E203 Core☆195Updated 5 years ago
- Nuclei RISC-V Linux Software Development Kit☆47Updated last week
- Nuclei RISC-V Software Development Kit☆138Updated this week
- The directory to save GD32VF103 DataSheets☆19Updated 4 years ago
- riscv资料、论文等☆143Updated 6 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 4 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆81Updated 10 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆85Updated 4 years ago
- A RISCV Emulator written in Python☆45Updated 2 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆80Updated 3 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆121Updated 2 years ago
- ☆31Updated 2 months ago
- ☆109Updated 6 years ago
- DEPRECATED! -> Project moved to xPack Dev Tools ->☆6Updated 6 years ago