☆26May 31, 2023Updated 2 years ago
Alternatives and similar repositories for Async-Click-Library
Users that are interested in Async-Click-Library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 4 years ago
- ECE 4551: Computer Architecture☆11Nov 25, 2019Updated 6 years ago
- Experimental iOS app embedding Fabrice Bellard's TinyEMU☆13May 26, 2020Updated 5 years ago
- ☆17Oct 28, 2025Updated 4 months ago
- A compiler from a subset of Rust to Brainfuck☆14Oct 2, 2024Updated last year
- A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL☆20Jun 5, 2023Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Hardware-based VMAF☆11Aug 29, 2025Updated 6 months ago
- SDL-based Nascom 2 emulator☆12Mar 24, 2024Updated 2 years ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Repository to show an example of how to do version control with Vivado and Xilinx SDK☆15Nov 10, 2017Updated 8 years ago
- ☆40Updated this week
- ☆16Jan 25, 2026Updated 2 months ago
- ☆16Mar 22, 2021Updated 5 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated 2 months ago
- DRA+RISC-V Exploration Framework☆19Jan 8, 2024Updated 2 years ago
- RISCV port of the Slackware distribution☆12Jan 15, 2026Updated 2 months ago
- Design data files for MakeLSI☆11Jul 9, 2016Updated 9 years ago
- Software Rendered OpenGL implementation☆15Apr 16, 2020Updated 5 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- ☆11Nov 17, 2025Updated 4 months ago
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- ☆14Apr 15, 2016Updated 9 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- Use Xiaomi qmi.powerstrip.v1 offline | now on https://codeberg.org/valpackett/micloudfaker☆14Oct 1, 2022Updated 3 years ago
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Bellcore MGR, from version 0.69☆25Feb 26, 2023Updated 3 years ago
- Microscope upgrade with xyz stage and 2K camera stream☆15Feb 17, 2024Updated 2 years ago
- RISC-V RV32E core designed for minimal area☆26Nov 17, 2024Updated last year
- On-Board Data Handling Module☆27Apr 16, 2020Updated 5 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 4 months ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year