Alternatives and similar repositories for thinking-in-cs:

Users that are interested in thinking-in-cs are comparing it to the libraries listed below

• ys1998 / spsim
  Simulator for a superscalar processor with dynamic scheduling and branch prediction
  ☆15Updated 6 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆63Updated 2 years ago
• riscv / docs-dev-guide
  Documentation developer guide
  ☆102Updated this week
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆88Updated 5 years ago
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆75Updated 2 years ago
• arch-simulator-sig / quard-star-tutorial-2021
  QuardStar Tutorial is all you need !
  ☆15Updated 7 months ago
• savitham1 / books
  Reference Books
  ☆29Updated 5 years ago
• riscv / docs-spec-template
  ☆26Updated 2 months ago
• mikeroyal / SSD-Guide
  Solid State Drive Guide
  ☆78Updated 3 years ago
• riscv / docs-resources
  ☆35Updated 2 months ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 5 months ago
• GabbedT / ApogeoRV
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆17Updated 2 weeks ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆46Updated 2 years ago
• fpgaemu / fpgaemu
  Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…
  ☆47Updated 3 years ago
• zetalog / sdfirm
  Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
  ☆17Updated 8 months ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆34Updated last year
• jborza / emuriscv
  RISC-V emulator in C
  ☆32Updated 3 years ago
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆38Updated 2 years ago
• arm-university / Modern-System-on-Chip-Design-on-Arm
  A textbook on system on chip design using Arm Cortex-A
  ☆26Updated 11 months ago
• lowRISC / riscv-compliance
  TEMPORARY FORK of the riscv-compliance repository
  ☆25Updated 4 years ago
• skudlur / RISCulator
  RISCulator is a RISC-V emulator.
  ☆11Updated last year
• mytbk / gem5-docs
  gem5 相关中文笔记
  ☆14Updated 3 years ago
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆14Updated 2 years ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆96Updated 2 years ago
• plctlab / plct-spike
  Spike, a RISC-V ISA Simulator
  ☆9Updated last year
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆89Updated 7 years ago
• ved-rivos / iommu-rtl
  RISC-V IOMMU in verilog
  ☆17Updated 2 years ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆46Updated 2 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆144Updated 5 months ago
• seifhelal / Cache-Simulator
  A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…
  ☆19Updated 7 years ago