Alternatives and similar repositories for thinking-in-cs

Users that are interested in thinking-in-cs are comparing it to the libraries listed below

• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆111Updated 2 months ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Updated 5 years ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 3 years ago
• arch-simulator-sig / quard-star-tutorial-2021
  QuardStar Tutorial is all you need !
  ☆17Updated 11 months ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆34Updated last year
• peterhu / eBooks
  ☆26Updated 4 years ago
• Angold-4 / OSDI
  Operating Systems Design and Implementation Notes
  ☆46Updated 10 months ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆71Updated 2 years ago
• zero-day-labs / riscv-iopmp
  IOPMP IP
  ☆19Updated last month
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆15Updated 2 years ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆23Updated last year
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆44Updated 7 months ago
• Martins3 / Martins3.github.io
  Scratchpad about Linux, Compiler and Virtualization
  ☆75Updated last year
• RPTU-EIS / RISCV-Core
  5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany
  ☆13Updated last year
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• cnrv / RVSC2023
  RISC-V Summit China 2023
  ☆40Updated last year
• zetalog / sdfirm
  Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
  ☆18Updated 3 weeks ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆224Updated 3 years ago
• EECS150 / fpga_labs_fa21
  FPGA Labs for EECS 151/251A (Fall 2021)
  ☆10Updated 3 years ago
• nju-mips / noop-lo
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆30Updated 5 years ago
• GabbedT / ApogeoRV
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆17Updated 4 months ago
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆40Updated 7 years ago
• hanhwi / SimPoint
  ☆16Updated 3 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 2 years ago
• mytbk / gem5-docs
  gem5 相关中文笔记
  ☆15Updated 3 years ago
• riscv / docs-spec-template
  ☆31Updated 2 months ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆34Updated 7 years ago
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆92Updated 6 years ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• miaochenlu / Gem5_tutorials
  ☆20Updated 3 months ago