youtubezou / thinking-in-csLinks
computer science
☆31Updated 6 years ago
Alternatives and similar repositories for thinking-in-cs
Users that are interested in thinking-in-cs are comparing it to the libraries listed below
Sorting:
- Curated list of awesome resources related with RISC-V☆89Updated 2 years ago
- Tutorial on building your own CPU, in Verilog☆33Updated 3 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆113Updated 2 years ago
- TEMPORARY FORK of the riscv-compliance repository☆27Updated 4 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 9 months ago
- ☆36Updated 3 weeks ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆75Updated 6 years ago
- Documentation developer guide☆103Updated 2 weeks ago
- PCIe Device Emulation in QEMU☆63Updated 2 years ago
- ☆26Updated last week
- RISC-V emulator in C☆33Updated 3 years ago
- RISC-V Profiles and Platform Specification☆113Updated last year
- A textbook on system on chip design using Arm Cortex-A☆32Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆20Updated last year
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆28Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated last month
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 6 months ago
- Linux KVM RISC-V repo☆58Updated last week
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆34Updated last year
- Reference Books☆29Updated 5 years ago
- QuardStar Tutorial is all you need !☆17Updated 8 months ago
- ARM OS☆13Updated 2 years ago
- The code for the RISC-V from scratch blog post series.☆90Updated 4 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated last year
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Updated 6 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆50Updated 2 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated last month
- 📦 Prebuilt RISC-V GCC toolchains for x64 Linux.☆102Updated 3 months ago