Alternatives and similar repositories for thinking-in-cs

Users that are interested in thinking-in-cs are comparing it to the libraries listed below

• peterhu / eBooks
  ☆29Updated 4 years ago
• PacktPublishing / Linux-Kernel-Debugging
  Linux Kernel Debugging, published by Packt
  ☆184Updated last year
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆36Updated last year
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 3 years ago
• riscv-android-src / riscv-android
  ☆72Updated 2 years ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆122Updated 3 years ago
• GabbedT / ApogeoRV
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆20Updated 9 months ago
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆629Updated 2 years ago
• JackeyLea / Linux-0.12
  Linux 0.12 with GCC 11.2.0
  ☆30Updated 2 years ago
• kernel-cyrus / kernel-tour
  Tiny simple things inside the kernel
  ☆27Updated 7 months ago
• Angold-4 / OSDI
  Operating Systems Design and Implementation Notes
  ☆47Updated last year
• hakula139 / xv6-armv8
  [WIP] Xv6, a simple Unix-like teaching operating system, re-implemented for ARMv8 (AArch64), written in C
  ☆17Updated 4 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆233Updated 4 years ago
• arm-university / Modern-System-on-Chip-Design-on-Arm
  A textbook on system on chip design using Arm Cortex-A
  ☆41Updated 7 months ago
• riscv / docs-resources
  ☆47Updated 2 weeks ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆87Updated 2 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated last month
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆321Updated last week
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆155Updated last year
• adaptrum-richard / risc-v-bm
  ☆18Updated 2 years ago
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆94Updated 3 years ago
• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆119Updated 7 months ago
• arch-simulator-sig / quard-star-tutorial-2021
  QuardStar Tutorial is all you need !
  ☆18Updated last year
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆42Updated 7 years ago
• swadhinsekhar / books
  Books
  ☆50Updated 6 years ago
• EECS150 / fpga_labs_fa21
  FPGA Labs for EECS 151/251A (Fall 2021)
  ☆11Updated 4 years ago
• kiclu / rv6
  Pipelined 64-bit RISC-V core
  ☆15Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆224Updated 2 years ago
• riscv / docs-spec-template
  ☆36Updated 2 weeks ago