wredan / Karnaugh-Map-SolverLinks
Karnaugh maps solver is a web app that takes the truth table of a function as input, transposes it onto the respective Karnaugh map and finds the minimum forms SOP and POS according to the visual resolution method by Maurice Karnaugh, American physicist and mathematician.
☆33Updated last year
Alternatives and similar repositories for Karnaugh-Map-Solver
Users that are interested in Karnaugh-Map-Solver are comparing it to the libraries listed below
Sorting:
- A visual simulator for teaching computer architecture using the RISC-V instruction set☆319Updated last month
- RISC-V Assembly Language Programming☆241Updated last year
- A basic working RISCV emulator written in C☆74Updated last year
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆62Updated 2 years ago
- Simple risc-v emulator, able to run linux, written in C.☆144Updated last year
- Tiny programs from various sources, for testing softcores☆136Updated 4 months ago
- RISC-V emulator in python☆62Updated last year
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆233Updated 6 months ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆76Updated last month
- This tutorial discusses technical issues to develop your own linux device driver. The aim of this tutorial is to provide, easy and practi…☆43Updated 4 years ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆161Updated 3 months ago
- Silicon Layout Wizard☆192Updated 2 months ago
- Graphical-Micro-Architecture-Simulator☆117Updated 6 months ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- Simple Yet Powerful RISC-V Computer☆121Updated 11 months ago
- Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley☆59Updated last year
- RISC-V Assembly code assembler package for Python.☆53Updated 2 years ago
- TinyGPUs, making graphics hardware for 1990s games☆162Updated 2 months ago
- A hardware-optimized high-quality pseudorandom number generator☆37Updated 5 months ago
- Visual Simulation of Register Transfer Logic☆107Updated 3 months ago
- Discover and create logic circuits☆51Updated 2 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆117Updated 3 years ago
- Basis of a RISC-V parser to be used for linters or assemblers.☆48Updated 4 years ago
- Circuit simulator written in python☆99Updated 2 years ago
- RISC-V vector and other assembly code examples☆28Updated 5 years ago
- An unofficial assembly reference for RISC-V.☆514Updated last year
- A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.☆127Updated 3 years ago
- Online demonstration for DigitalJS☆141Updated last year
- A logic circuit simulator made with p5.js library.☆68Updated 2 years ago
- VHDL course at Brno University of Technology☆124Updated 7 months ago