Alternatives and similar repositories for Karnaugh-Map-Solver

Users that are interested in Karnaugh-Map-Solver are comparing it to the libraries listed below

• drendog / Logic-Circuit-Simulator
  A logic circuit simulator made with p5.js library.
  ☆65Updated 2 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆68Updated last year
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆48Updated 4 years ago
• lowleveltv / raspberry-pi-baremetal
  ☆16Updated 3 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆52Updated 6 years ago
• buttercutter / cordic
  A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
  ☆16Updated 8 years ago
• phillbush / legv8
  LEGv8 CPU implementation and some tools like a LEGv8 assembler
  ☆31Updated 4 years ago
• Gigantua / Espresso
  Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
  ☆50Updated last year
• ARC-Lab-UF / vhdl-tutorial
  ☆88Updated 3 weeks ago
• alvarezpj / single-cycle-cpu
  VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls
  ☆14Updated 5 years ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆114Updated 4 months ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆142Updated last year
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆98Updated 3 months ago
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆56Updated 11 months ago
• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆105Updated 10 months ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆145Updated 5 years ago
• dkilfoyle / logic2
  Digital Logic Simulator
  ☆31Updated 4 years ago
• mbalestrini / sky130_blender_renders_tutorial
  ☆34Updated 2 years ago
• rj45 / rj32
  A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.
  ☆120Updated 2 years ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆173Updated 2 years ago
• giaccone / SpicePy
  Circuit simulator written in python
  ☆96Updated 2 years ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆46Updated 2 years ago
• embench / embench-iot
  The main Embench repository
  ☆282Updated 9 months ago
• 9oelM / risc-v-web-simulator
  Yet another RISC-V Simulator on the web, running on Webassembly! https://riscv.vercel.app/
  ☆35Updated last year
• rpendleton / lc3sim-c
  implementation of the LC-3 virtual machine, an educational computer architecture
  ☆51Updated 2 years ago
• y2kbugger / baremetal-riscv-renode
  ☆12Updated last year
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆102Updated 4 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆87Updated last week
• os-fpga / Virtual-FPGA-Lab
  This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…
  ☆194Updated 2 weeks ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆488Updated 6 months ago