wredan / Karnaugh-Map-Solver
Karnaugh maps solver is a web app that takes the truth table of a function as input, transposes it onto the respective Karnaugh map and finds the minimum forms SOP and POS according to the visual resolution method by Maurice Karnaugh, American physicist and mathematician.
☆30Updated 5 months ago
Alternatives and similar repositories for Karnaugh-Map-Solver
Users that are interested in Karnaugh-Map-Solver are comparing it to the libraries listed below
Sorting:
- A logic circuit simulator made with p5.js library.☆64Updated 2 years ago
- A simple 16-bit CPU built in Logisim☆52Updated 6 years ago
- A basic working RISCV emulator written in C☆65Updated last year
- 32bit Simplifier of Boolean functions☆19Updated 6 years ago
- Given the netlist, this program draws an AC circuit and finds the current/voltage values.☆9Updated 7 years ago
- C++ library to create and read GDSII file☆22Updated 9 months ago
- Digital Logic Simulator☆31Updated 3 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆14Updated 4 months ago
- Logic circuit simulator with p5.js☆16Updated 5 months ago
- A Full open-source/Full with Python/ interactive course for all who like to know "What are Communication Circuits?" from scratch to basic…☆12Updated last year
- ☆67Updated 2 years ago
- Circuit simulator written in python☆96Updated 2 years ago
- SPICE netlist visualizer☆56Updated last month
- Initialize / Fill C++ array fast - O(1) time with only 1 extra bit of memory.☆30Updated 2 years ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆53Updated last year
- ☆58Updated 3 years ago
- Boolean expression simplifier/minimizer☆24Updated 2 years ago
- ☆12Updated last year
- Tiny programs from various sources, for testing softcores☆111Updated 3 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆30Updated 5 years ago
- Simple Yet Powerful RISC-V Computer☆117Updated 4 months ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆29Updated 8 months ago
- Proof that I did all the exercises from: https://ruslanspivak.com/lsbasi-part1/☆12Updated 3 years ago
- Digital/Analog Circuit Design and Simulation System for Windows☆27Updated 6 years ago
- ☆28Updated 4 years ago
- NucleusRV - A 32-bit 5 staged pipelined risc-v core.☆66Updated last month
- Prediction algorithms for the PCG pseudo-random generator☆11Updated 4 years ago
- Advanced Integrated Circuits 2024☆25Updated 6 months ago
- A tool for synthesizing Verilog programs☆78Updated this week
- VS Code extension with the Venus RISC-V simulator☆73Updated 8 months ago