Alternatives and similar repositories for Karnaugh-Map-Solver:

Users that are interested in Karnaugh-Map-Solver are comparing it to the libraries listed below

• int-main / Quine-McCluskey
  Implementation of Quine McCluskey algorithm in Python 3
  ☆56Updated 10 months ago
• DmitrySoshnikov / hdl-js
  Hardware description language (HDL) parser, and Hardware simulator.
  ☆87Updated 6 years ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆97Updated 11 months ago
• pnvamshi / Hardware-Implementation-of-AES-VHDL
  Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL
  ☆19Updated 5 years ago
• drendog / Logic-Circuit-Simulator
  A logic circuit simulator made with p5.js library.
  ☆64Updated last year
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆21Updated 5 years ago
• minispec-hdl / minispec
  Minispec Hardware Description Language
  ☆20Updated 11 months ago
• alirezakay / RISC-CPU
  A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )
  ☆27Updated 3 years ago
• phillbush / legv8
  LEGv8 CPU implementation and some tools like a LEGv8 assembler
  ☆27Updated 4 years ago
• os-chip-design / os-chip-design
  ☆21Updated 2 years ago
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆47Updated 3 years ago
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆28Updated last year
• FPGAsm / FPGAsm
  A low-level hierarchical netlist assembler for FPGAs
  ☆11Updated 3 years ago
• cgyurgyik / riscv-assembly
  Implementation of common functions using RISC-V assembly.
  ☆13Updated 5 years ago
• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆90Updated 5 months ago
• franzflasch / linux_for_riscv_em
  Scripts to automate building linux images for my emulator riscv_em
  ☆15Updated last year
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆49Updated 4 months ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆91Updated 2 weeks ago
• TheRiscGuy / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆115Updated this week
• hadipourh / AES-VHDL
  VHDL Implementation of AES Algorithm
  ☆75Updated 3 years ago
• dkilfoyle / logic2
  Digital Logic Simulator
  ☆31Updated 3 years ago
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆128Updated last year
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆62Updated 11 months ago
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated last week
• pulp-platform / RVfplib
  Optimized RISC-V FP emulation for 32-bit processors
  ☆31Updated 3 years ago
• madmann91 / minbool
  Boolean expression simplifier/minimizer
  ☆22Updated last year
• gsauthof / riscv
  RISC-V vector and other assembly code examples
  ☆27Updated 4 years ago
• ESEO-Tech / emulsiV
  A visual simulator for teaching computer architecture using the RISC-V instruction set
  ☆176Updated 11 months ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆93Updated 4 years ago