wredan / Karnaugh-Map-Solver
Karnaugh maps solver is a web app that takes the truth table of a function as input, transposes it onto the respective Karnaugh map and finds the minimum forms SOP and POS according to the visual resolution method by Maurice Karnaugh, American physicist and mathematician.
☆28Updated this week
Related projects ⓘ
Alternatives and complementary repositories for Karnaugh-Map-Solver
- Extended QCADesigner with estimation of energy dissipation☆14Updated 6 years ago
- A logic circuit simulator made with p5.js library.☆64Updated last year
- A low-level hierarchical netlist assembler for FPGAs☆11Updated 3 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆13Updated 7 years ago
- A basic working RISCV emulator written in C☆60Updated 9 months ago
- Scripts to automate building linux images for my emulator riscv_em☆15Updated last year
- Tiny programs from various sources, for testing softcores☆96Updated 9 months ago
- VHDL Implementation of AES Algorithm☆72Updated 3 years ago
- A Simple Yet Powerful RISC-V Computer☆112Updated 8 months ago
- Digital Logic Simulator☆30Updated 3 years ago
- Implementation of Quine McCluskey algorithm in Python 3☆56Updated 8 months ago
- A visual simulator for teaching computer architecture using the RISC-V instruction set☆173Updated 9 months ago
- Digital/Analog Circuit Design and Simulation System for Windows☆25Updated 5 years ago
- Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley☆46Updated 8 months ago
- Graphical-Micro-Architecture-Simulator☆84Updated 3 months ago
- A command-line tool for displaying vcd waveforms.☆47Updated 9 months ago
- NucleusRV - A 32-bit 5 staged pipelined risc-v core.☆60Updated last month
- Simple 3-stage pipeline RISC-V processor☆133Updated 6 months ago
- An 8-Bit CPU implemented in an FPGA☆18Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 2 years ago
- ☆50Updated 2 years ago
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- A graphical editor and event-driven simulator for digital circuits☆25Updated 2 years ago
- Visual Simulation of Register Transfer Logic☆89Updated last year
- Implementing a full-on electronic circuit simulator, studying the whole concept and physics behind it!☆52Updated 3 years ago
- RISC-V emulator in python☆51Updated 4 months ago
- A Simulative MIPS CPU running on Logisim.☆121Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆130Updated last month
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆97Updated 2 years ago
- A tool for synthesizing Verilog programs☆42Updated this week