Alternatives and similar repositories for mhrd-solutions

Users that are interested in mhrd-solutions are comparing it to the libraries listed below

• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆68Updated 5 months ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆104Updated 3 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆358Updated 2 years ago
• skyzh / core-os-riscv
  🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.
  ☆317Updated 4 years ago
• NJU-ProjectN / fceux-am
  ☆100Updated 9 months ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆107Updated 6 years ago
• decaf-lang / minidecaf-tutorial
  The MiniDecaf tutorial documentation.
  ☆97Updated last week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆132Updated last year
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆67Updated 3 weeks ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆203Updated 5 years ago
• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆170Updated 8 months ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆119Updated 11 months ago
• Ko-oK-OS / xv6-rust
  🦀️ Reimplement xv6-riscv in Rust!
  ☆343Updated 2 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆143Updated 4 years ago
• sunshaoce / rvcc-course
  ☆89Updated last year
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆159Updated 2 years ago
• chyyuu / v8-cpu
  Simple 8-bit v8-CPU with Compiler+Assembler+Simulator. Try it-->
  ☆99Updated 5 years ago
• ethanhe42 / Modern-Compiler-Implementation-in-C
  book and codes for Modern Compiler Implementation in C
  ☆389Updated last year
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆106Updated last year
• NJU-ProjectN / navy-apps
  ☆14Updated 4 months ago
• BenjaminSchaaf / turning-complete-riscv
  Rust support for a CPU I made
  ☆106Updated 2 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆208Updated 3 years ago
• chyyuu / compiler_course_info
  compiler course info
  ☆249Updated last year
• jiegec / Projects
  A summary of my projects
  ☆49Updated 2 months ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆192Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 11 months ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆146Updated last year
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆92Updated last year