sunzenshen / mhrd-solutions
My solutions to the NAND-to-CPU game MHRD
☆47Updated 7 years ago
Alternatives and similar repositories for mhrd-solutions:
Users that are interested in mhrd-solutions are comparing it to the libraries listed below
- ☆12Updated 4 months ago
- 入门RISC-V的手册☆60Updated 5 months ago
- ☆85Updated 2 months ago
- A fork of chibicc ported to RISC-V assembly.☆38Updated 2 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆199Updated 4 years ago
- ☆68Updated 2 years ago
- Build your own Riscv Emulator in Rust.☆106Updated 2 years ago
- Port XV6 to K210 board!☆132Updated 3 years ago
- The decoder library for jemu execution and web documentation☆54Updated last year
- A translation project of the RISC-V reader☆175Updated last year
- Learn how to write a minimal working linker from scratch☆100Updated 9 months ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆173Updated 9 months ago
- Intel 80386 Reference Programmer's Manual☆64Updated last week
- 可运行OS的RISCV-64的硬件模拟器设计与实现☆22Updated 3 years ago
- An exquisite superscalar RV32GC processor.☆149Updated 2 weeks ago
- 全国大学生计算机系统能力大赛编译系统设计赛项目☆242Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆167Updated 3 years ago
- rcore-os Developer Blog☆45Updated last month
- Yet another toy CPU.☆86Updated last year
- NUDT 高级体系结构实验☆31Updated 4 months ago
- ☆82Updated 9 months ago
- modern compiler implementation in c☆13Updated 9 years ago
- ☆14Updated 2 years ago
- Logisim Italian Fork☆156Updated last month
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆77Updated 7 months ago
- A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17☆43Updated 4 years ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆138Updated 3 years ago
- An optimizing compiler in the Chinese Collegiate Student System Capability Challenge (Compiler Track) 2021☆61Updated 2 years ago
- Simple 8-bit v8-CPU with Compiler+Assembler+Simulator. Try it-->☆101Updated 5 years ago
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆28Updated 4 years ago