Alternatives and similar repositories for mhrd-solutions

Users that are interested in mhrd-solutions are comparing it to the libraries listed below

• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆68Updated 3 months ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 5 years ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆104Updated 2 years ago
• skyzh / core-os-riscv
  🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.
  ☆316Updated 4 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆185Updated last year
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆64Updated last month
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆141Updated 4 years ago
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆158Updated 2 years ago
• trivialmips / nontrivial-mips
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆603Updated 5 years ago
• NJU-ProjectN / fceux-am
  ☆97Updated 8 months ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• Ko-oK-OS / xv6-rust
  🦀️ Reimplement xv6-riscv in Rust!
  ☆340Updated 2 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆166Updated 7 months ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆106Updated 6 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆353Updated 2 years ago
• Jaic1 / xv6-riscv-rust
  ☆75Updated 3 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆115Updated 5 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 9 months ago
• mit-pdos / xv6-riscv-fall19
  6.S081/6.828 lab repo for fall 2019
  ☆212Updated 3 years ago
• OpenXiangShan / NEMU
  ☆285Updated this week
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆224Updated 3 years ago
• NJU-ProjectN / abstract-machine
  A minimal, modularized, and machine-independent hardware abstraction layer
  ☆497Updated 2 months ago
• skyzh / raytracer.rs
  ⚡ A high-performance path tracer implemented in Rust based on "Ray Tracing in One Weekend" featuring static dispatch, multi-threaded rend…
  ☆101Updated 4 years ago
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆106Updated last year
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆790Updated last week
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆118Updated 10 months ago
• chyyuu / compiler_course_info
  compiler course info
  ☆248Updated last year