skyzh / core-os-riscv
🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.
☆314Updated 3 years ago
Alternatives and similar repositories for core-os-riscv
Users that are interested in core-os-riscv are comparing it to the libraries listed below
Sorting:
- 🦀️ Re-implement xv6-riscv in Rust☆335Updated 2 years ago
- Build your own Riscv Emulator in Rust.☆105Updated 2 years ago
- Some notes or translations about operating system or programming language.☆97Updated 6 months ago
- VirtIO guest drivers in Rust.☆251Updated this week
- 🦀️ Operating System in 100% Pure Rust☆100Updated 4 years ago
- QEMU platform SBI support implementation, using RustSBI☆144Updated 6 months ago
- Tutorial for rCore OS step by step (2nd edition)☆142Updated 2 years ago
- ☆73Updated 3 years ago
- 异步内核就像风一样快!☆287Updated 3 years ago
- Reference implementation for the book "Writing a RISC-V Emulator in Rust".☆379Updated 2 years ago
- Rust Unikernel OS☆77Updated this week
- RISC-V hypervisor written in Rust☆358Updated 5 years ago
- Port XV6 to K210 board!☆137Updated 3 years ago
- An experimental modular OS written in Rust.☆631Updated 2 months ago
- Rcore Virtual Machine☆114Updated last year
- Rust version of THU uCore OS. Linux compatible.☆172Updated 4 years ago
- ☆171Updated 2 years ago
- [WIP] Tutorial for zCore kernel.☆58Updated 3 years ago
- Tutorial doc for rCore OS step by step (2nd edition)☆65Updated 4 years ago
- The Adventures of OS☆544Updated 2 years ago
- 6.S081/6.828 lab repo for fall 2019☆212Updated 3 years ago
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆850Updated 11 months ago
- "全国大学生操作系统比赛2025"相关信息☆278Updated last month
- advanced os course info & some os papers☆344Updated last month
- The Decaf compiler, written in Rust☆56Updated 5 years ago
- Documentation for the RISC-V Supervisor Binary Interface☆401Updated this week
- A simple and fast RISC-V JIT emulator.☆141Updated 8 months ago
- Let's write an x86 hypervisor in Rust from scratch!☆155Updated last year
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆201Updated 4 years ago
- 用Rust语言重新设计与实现xv6☆35Updated 3 years ago