Alternatives and similar repositories for core-os-riscv:

Users that are interested in core-os-riscv are comparing it to the libraries listed below

• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆106Updated 2 years ago
• Ko-oK-OS / xv6-rust
  🦀️ Re-implement xv6-riscv in Rust
  ☆319Updated 2 years ago
• rcore-os / rCore_tutorial
  Tutorial for rCore OS step by step (2nd edition)
  ☆140Updated 2 years ago
• wyfcyx / osnotes
  Some notes or translations about operating system or programming language.
  ☆96Updated 2 months ago
• Jaic1 / xv6-riscv-rust
  ☆68Updated 2 years ago
• imtsuki / xv7
  🦀️ Operating System in 100% Pure Rust
  ☆101Updated 3 years ago
• HUST-OS / tornado-os
  异步内核就像风一样快！
  ☆285Updated 3 years ago
• d0iasm / rvemu-for-book
  Reference implementation for the book "Writing a RISC-V Emulator in Rust".
  ☆369Updated 2 years ago
• rustsbi / rustsbi-qemu
  QEMU platform SBI support implementation, using RustSBI
  ☆132Updated 2 months ago
• mit-pdos / xv6-riscv-fall19
  6.S081/6.828 lab repo for fall 2019
  ☆208Updated 3 years ago
• rcore-os / virtio-drivers
  VirtIO guest drivers in Rust.
  ☆228Updated last month
• mit-pdos / RVirt
  RISC-V hypervisor written in Rust
  ☆353Updated 5 years ago
• rcore-os / zCore-Tutorial
  [WIP] Tutorial for zCore kernel.
  ☆57Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆199Updated 4 years ago
• sgmarz / osblog
  The Adventures of OS
  ☆531Updated 2 years ago
• d0iasm / rvemu
  RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
  ☆800Updated 7 months ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆110Updated 10 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆63Updated last year
• moratorium08 / osmium
  A toy operating system written in Rust on RISC V(rv32im)
  ☆201Updated last year
• takahirox / riscv-rust
  RISC-V processor emulator written in Rust+WASM
  ☆643Updated last year
• equation314 / RVM-Tutorial
  Let's write an x86 hypervisor in Rust from scratch!
  ☆152Updated last year
• syswonder / ruxos
  Rust Unikernel OS
  ☆66Updated this week
• belowthetree / TisuOS
  ☆171Updated 2 years ago
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆367Updated last week
• oscourse-tsinghua / rcore_plus
  Rust version of THU uCore OS. Linux compatible.
  ☆172Updated 4 years ago
• decaf-lang / decaf-rs
  The Decaf compiler, written in Rust
  ☆56Updated 5 years ago
• rcore-os / rCore_tutorial_doc
  Tutorial doc for rCore OS step by step (2nd edition)
  ☆64Updated 4 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆132Updated 3 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆126Updated 4 months ago