Alternatives and similar repositories for core-os-riscv:

Users that are interested in core-os-riscv are comparing it to the libraries listed below

• Jaic1 / xv6-riscv-rust
  ☆73Updated 2 years ago
• Ko-oK-OS / xv6-rust
  🦀️ Re-implement xv6-riscv in Rust
  ☆331Updated 2 years ago
• wyfcyx / osnotes
  Some notes or translations about operating system or programming language.
  ☆96Updated 5 months ago
• rcore-os / virtio-drivers
  VirtIO guest drivers in Rust.
  ☆245Updated last week
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• rustsbi / rustsbi-qemu
  QEMU platform SBI support implementation, using RustSBI
  ☆140Updated 6 months ago
• mit-pdos / RVirt
  RISC-V hypervisor written in Rust
  ☆358Updated 5 years ago
• syswonder / ruxos
  Rust Unikernel OS
  ☆77Updated last week
• imtsuki / xv7
  🦀️ Operating System in 100% Pure Rust
  ☆100Updated 3 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆136Updated 3 years ago
• rcore-os / rCore_tutorial
  Tutorial for rCore OS step by step (2nd edition)
  ☆142Updated 2 years ago
• rcore-os / zCore-Tutorial
  [WIP] Tutorial for zCore kernel.
  ☆58Updated 3 years ago
• d0iasm / rvemu-for-book
  Reference implementation for the book "Writing a RISC-V Emulator in Rust".
  ☆378Updated 2 years ago
• arceos-org / arceos
  An experimental modular OS written in Rust.
  ☆619Updated last month
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆395Updated this week
• d0iasm / rvemu
  RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
  ☆841Updated 10 months ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆114Updated last year
• HUST-OS / tornado-os
  异步内核就像风一样快！
  ☆286Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 4 years ago
• mit-pdos / xv6-riscv-fall19
  6.S081/6.828 lab repo for fall 2019
  ☆208Updated 3 years ago
• equation314 / RVM-Tutorial
  Let's write an x86 hypervisor in Rust from scratch!
  ☆154Updated last year
• belowthetree / TisuOS
  ☆171Updated 2 years ago
• sgmarz / osblog
  The Adventures of OS
  ☆544Updated 2 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• oscomp / proj4-xv6-rust
  用Rust语言重新设计与实现xv6
  ☆35Updated 3 years ago
• moratorium08 / osmium
  A toy operating system written in Rust on RISC V(rv32im)
  ☆203Updated 2 years ago
• rustsbi / rustsbi
  RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…
  ☆1,144Updated last week
• BugenZhao / litchi-rs
  An x86-64 kernel with ~100% Rust (originally) in a week. `async` inside!
  ☆53Updated 2 years ago
• syswonder / hvisor
  a Rust Hypervisor for mission-critical system
  ☆80Updated last week
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year