efficient / catbench
CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked Workloads"
☆10Updated 7 years ago
Alternatives and similar repositories for catbench:
Users that are interested in catbench are comparing it to the libraries listed below
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆39Updated 5 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆75Updated 2 years ago
- Memory System Microbenchmarks☆62Updated last year
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- MapReduce for multi-core☆49Updated 11 years ago
- A fast in-memory key-value store☆49Updated 7 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 9 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆40Updated last week
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 3 weeks ago
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆59Updated 11 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- ☆14Updated 9 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆31Updated 2 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆35Updated 11 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- A set of synthetic benchmarks used in IEEE RTAS 2016 paper by Prathap et al.,☆15Updated 3 weeks ago
- Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks☆88Updated 3 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆18Updated 3 years ago
- Code to measure cache line size, processor cache size, and measure memory latency☆13Updated 11 months ago
- Fast packet processing using CPUs☆38Updated 8 years ago
- Benchmarks for locking algorithms as well as implementations of locking algorithms.☆23Updated 6 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆43Updated 10 months ago
- Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors☆50Updated 3 weeks ago
- ☆30Updated 7 years ago
- ☆18Updated 3 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago