efficient / catbenchLinks
CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked Workloads"
☆11Updated 7 years ago
Alternatives and similar repositories for catbench
Users that are interested in catbench are comparing it to the libraries listed below
Sorting:
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆78Updated 3 years ago
- ☆32Updated 7 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 8 months ago
- MapReduce for multi-core☆49Updated 11 years ago
- Fast packet processing using CPUs☆39Updated 8 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆46Updated last month
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆58Updated 11 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- A set of synthetic benchmarks used in IEEE RTAS 2016 paper by Prathap et al.,☆16Updated last month
- Latr: Lazy Translation Coherence - ASPLOS'18☆15Updated 3 years ago
- µSuite: A Benchmark Suite for Microservices☆43Updated 4 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆20Updated 8 years ago
- tools for setting and accessing advaned low-level CPU features☆133Updated 2 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 7 years ago
- ☆20Updated 8 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆13Updated 2 weeks ago
- Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks☆96Updated 4 years ago
- IX a protected dataplane operating system project☆134Updated 7 years ago
- an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.☆96Updated last year
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆20Updated 4 years ago
- A C library to support applications that map Non-Volatile Memory into their address space for load/store access.☆56Updated 6 years ago
- Extensible Memory Benchmarking Tool☆115Updated 8 years ago
- ☆45Updated 8 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Updated 6 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 4 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 3 years ago
- ☆138Updated 3 weeks ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago