efficient / catbench
CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked Workloads"
☆10Updated 7 years ago
Alternatives and similar repositories for catbench:
Users that are interested in catbench are comparing it to the libraries listed below
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆75Updated 2 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆39Updated 5 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆40Updated last month
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- ☆20Updated 7 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆18Updated 3 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- ☆30Updated 7 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated last month
- ☆61Updated 8 months ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- A fast in-memory key-value store☆49Updated 7 years ago
- Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks☆90Updated 3 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 2 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆30Updated 6 years ago
- MapReduce for multi-core☆49Updated 11 years ago
- ☆27Updated 7 years ago
- CXL Memory Resource Kit top-level repository☆16Updated last year
- ☆65Updated 7 years ago
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆59Updated 11 years ago
- µSuite: A Benchmark Suite for Microservices☆43Updated 4 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 5 months ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated 11 months ago
- an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.☆96Updated 10 months ago
- A suite of simple programs to test Intels' TSX extension☆13Updated 7 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆31Updated 2 years ago