efficient / catbenchLinks
CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked Workloads"
☆12Updated 8 years ago
Alternatives and similar repositories for catbench
Users that are interested in catbench are comparing it to the libraries listed below
Sorting:
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆78Updated 3 years ago
- Latr: Lazy Translation Coherence - ASPLOS'18☆15Updated 3 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆47Updated 2 months ago
- A C library to support applications that map Non-Volatile Memory into their address space for load/store access.☆56Updated 6 years ago
- ☆32Updated 8 years ago
- µSuite: A Benchmark Suite for Microservices☆43Updated 4 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆44Updated 2 weeks ago
- an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.☆96Updated last year
- Benchmarks for locking algorithms as well as implementations of locking algorithms.☆25Updated 7 years ago
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆58Updated 11 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆20Updated 4 years ago
- Distributed Shared Persistent Memory. SoCC 2017☆69Updated 5 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 3 years ago
- tools for setting and accessing advaned low-level CPU features☆134Updated 2 years ago
- Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Processors☆55Updated 2 weeks ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 7 years ago
- A fast in-memory key-value store☆51Updated 8 years ago
- MapReduce for multi-core☆49Updated 12 years ago
- ☆136Updated 6 years ago
- ☆139Updated last month
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- ReFlex: Remote Flash == Local Flash☆90Updated 6 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago
- Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks☆97Updated 4 years ago
- MICA: A Fast In-memory Key-Value Store (see isca2015 branch for the ISCA2015 version)☆209Updated 9 years ago
- ☆48Updated 10 years ago
- ☆67Updated 8 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago