efficient / catbenchLinks
CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked Workloads"
☆11Updated 7 years ago
Alternatives and similar repositories for catbench
Users that are interested in catbench are comparing it to the libraries listed below
Sorting:
- Benchmarks for locking algorithms as well as implementations of locking algorithms.☆24Updated 7 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆78Updated 3 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 6 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 4 months ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- ☆31Updated 7 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆33Updated 2 years ago
- Mallacc: Accelerating Memory Allocation☆13Updated 7 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆41Updated last week
- A fast in-memory key-value store☆49Updated 7 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- TAS is a drop-in highly CPU efficient and scalable TCP acceleration service.☆84Updated last year
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- ☆23Updated 13 years ago
- A set of synthetic benchmarks used in IEEE RTAS 2016 paper by Prathap et al.,☆16Updated 3 weeks ago
- Fast packet processing using CPUs☆38Updated 8 years ago
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆59Updated 11 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆13Updated 2 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆111Updated 2 years ago
- CXL Memory Resource Kit top-level repository☆19Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 8 months ago
- GPUfs - File system support for NVIDIA GPUs☆93Updated 6 years ago
- µSuite: A Benchmark Suite for Microservices☆43Updated 4 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆20Updated 3 years ago
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆38Updated 3 years ago
- Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks☆92Updated 3 years ago