turingmotors / swan
This project aims to enable language model inference on FPGAs, supporting AI applications in edge devices and environments with limited resources.
☆150Updated 11 months ago
Alternatives and similar repositories for swan:
Users that are interested in swan are comparing it to the libraries listed below
- Algebraic enhancements for GEMM & AI accelerators☆273Updated last month
- ☆87Updated last year
- Hashed Lookup Table based Matrix Multiplication (halutmatmul) - Stella Nera accelerator☆210Updated last year
- The Riallto Open Source Project from AMD☆75Updated 4 months ago
- Universal Memory Interface (UMI)☆144Updated 3 weeks ago
- A configurable RTL to bitstream FPGA toolchain☆15Updated last week
- Run 64-bit Linux on LiteX + RocketChip☆194Updated 7 months ago
- Open source machine learning accelerators☆374Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆157Updated 2 months ago
- Code sample showing how to run and benchmark models on Qualcomm's Window PCs☆95Updated 5 months ago
- ☆260Updated this week
- A survey on Hardware Accelerated LLMs☆50Updated 2 months ago
- Fork of LLVM to support AMD AIEngine processors☆128Updated this week
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆167Updated last month
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆127Updated 11 months ago
- Repository for the QUIK project, enabling the use of 4bit kernels for generative inference - EMNLP 2024☆178Updated 11 months ago
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆135Updated 7 months ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆155Updated 4 months ago
- Sequential Logic☆111Updated 2 weeks ago
- News and Paper Collections for Machine Learning Hardware☆22Updated 10 months ago
- ☆87Updated 9 months ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆349Updated last year
- Communication framework for RTL simulation and emulation.☆276Updated last week
- A standalone structural (gate-level) verilog parser☆34Updated 4 months ago
- Machine-Learning Accelerator System Exploration Tools☆153Updated this week
- ☆40Updated 3 months ago
- A modern, end-to-end genetic circuit design desktop app☆113Updated 2 weeks ago
- Fearless hardware design☆176Updated last week
- Playground for VGA projects on Tiny Tapeout☆60Updated 3 weeks ago
- Exocompilation for productive programming of hardware accelerators☆579Updated last week