joem96 / qsim_fpga_projectLinks
☆11Updated 5 years ago
Alternatives and similar repositories for qsim_fpga_project
Users that are interested in qsim_fpga_project are comparing it to the libraries listed below
Sorting:
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated last week
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- A series of CORDIC related projects☆117Updated 11 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆29Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- Board files to build the ZCU111 PYNQ image☆19Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆55Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆67Updated 3 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆27Updated last month
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- migen + misoc + redpitaya = digital servo☆41Updated 6 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- ☆19Updated 4 years ago
- SDK for FPGA / Linux Instruments☆105Updated last week
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆77Updated 2 years ago
- ☆64Updated 2 months ago