Alternatives and similar repositories for pyRoute:

Users that are interested in pyRoute are comparing it to the libraries listed below

• HaoxianChen / declarative-smart-contracts
  ☆13Updated 4 months ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆11Updated 10 months ago
• ssvlab / esbmc-gpu
  ESBMC-GPU is a context-bounded model checker based on the satisfiability modulo theories (SMT) to check for data race, deadlock, pointer …
  ☆8Updated 8 years ago
• sysu-eda / DeepRL-Scheduling
  A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
  ☆14Updated 3 years ago
• thejefflarson / little-cpu
  Little cpu in verilog.
  ☆10Updated last year
• ics-jku / spinalfuzz
  Fuzzing for SpinalHDL
  ☆16Updated 2 years ago
• Formal-Systems-Laboratory / ROSRV
  ☆14Updated 3 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 5 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• reactive-systems / MCHyper
  A hardware model checker for hyperproperties
  ☆18Updated 8 months ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 7 months ago
• iscas-tis / CHA
  ☆17Updated 7 months ago
• neri / riscv-vga-sample
  A sample of using VGA mode 13h on a QEMU RISC-V virt machine.
  ☆10Updated last year
• unl-nimbus-lab / pymavswarm
  Python library used to safely control drone swarms and drone fleets with MAVLink
  ☆19Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• levibyte / pyqt_genetic_algo
  genetic algorithm usage for routing optimization ( pyqt )
  ☆14Updated 5 years ago
• arceos-org / arceos-staging
  An experimental modular OS written in Rust.
  ☆13Updated 7 months ago
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated this week
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆20Updated last year
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆12Updated 7 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• nftwzrd / opensea-instant-outbidder-bidding-bot
  Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…
  ☆102Updated 2 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last week
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆16Updated 2 months ago
• lijwen2748 / simplecar
  ☆14Updated 2 years ago
• Multi2Sim / m2s-bench-amdsdk-2.5-src
  AMD Software Development Kit 2.5 Sources
  ☆9Updated 8 years ago
• sjp38 / spec_on_ubuntu_xenial
  Scripts for Installation and Execution of SPEC CPU 2006 on Ubuntu Xenial (16.04) and Bionic (18.04)
  ☆9Updated 5 years ago
• limo1996 / SAT-Solver
  Parallel SAT Solver
  ☆10Updated 7 years ago