Alternatives and similar repositories for fxesplus

Users that are interested in fxesplus are comparing it to the libraries listed below

• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆36Updated 11 years ago
• LBPHacker / CasioEmu
  An emulator for nX-U8 based Casio fx-es PLUS calculators — maintainer notice: the most advanced fork of this repository is https://github…
  ☆44Updated 6 years ago
• Kenny2github / V2MC
  Synthesize Verilog to Minecraft redstone
  ☆21Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 3 weeks ago
• antoniocgj / RISC-V-ALE
  RISC-V Assembly Learning Environment
  ☆24Updated 4 months ago
• CaiB / CH32V003-Architecture-Exploration
  ☆17Updated 11 months ago
• swegener / sdcc
  Small Device C Compiler
  ☆63Updated 7 months ago
• jackchouchani / reedsolomon
  Reed Solomon BCH encoder and decoder
  ☆24Updated 7 years ago
• zephyrproject-rtos / fatfs
  This implementation of file system is developed by ELM Chan
  ☆16Updated 3 months ago
• espressif / xtensa-isa-doc
  ☆55Updated 4 years ago
• ghent360 / riscvOnColorlight-5A-75B
  RISC-V soft core running on Colorlight 5B-74B.
  ☆40Updated 4 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆65Updated 8 months ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆61Updated 5 years ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 3 months ago
• phillbush / legv8
  LEGv8 CPU implementation and some tools like a LEGv8 assembler
  ☆33Updated 5 years ago
• geogebra / giac
  ☆62Updated 2 weeks ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆19Updated 4 years ago
• algofoogle / raybox-zero
  Minimal implementation of Raybox HDL ray caster concept
  ☆27Updated 2 months ago
• cpldcpu / MCPU
  MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD
  ☆231Updated 10 months ago
• virtualagc / agc_simulation
  Verilog simulation files for a replica of the Apollo Guidance Computer
  ☆130Updated 3 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆54Updated 7 months ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆75Updated 2 years ago
• Page-David / fx991ex-QR
  Reverse engineering of Casio fx991ex calculator QR code
  ☆20Updated 8 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆135Updated last year
• jaruiz / light8080
  Synthesizable i8080-compatible CPU core.
  ☆27Updated 6 years ago
• XekriRedmane / n6800
  A 6800 CPU written in nMigen
  ☆49Updated 4 years ago
• alchitry / Alchitry-Labs-V2
  Full rewrite of Alchitry Labs
  ☆37Updated last week
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• tomverbeure / panologic
  PanoLogic Zero Client G1 reverse engineering info
  ☆75Updated last year
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆17Updated 3 years ago