Alternatives and similar repositories for fxesplus

Users that are interested in fxesplus are comparing it to the libraries listed below

• Page-David / fx991ex-QR
  Reverse engineering of Casio fx991ex calculator QR code
  ☆19Updated 7 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆61Updated last week
• ajithcodesit / 8-bit_fpga_cpu
  An 8-Bit CPU implemented in an FPGA
  ☆18Updated 5 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆39Updated this week
• LBPHacker / CasioEmu
  An emulator for nX-U8 based Casio fx-es PLUS calculators — maintainer notice: the most advanced fork of this repository is https://github…
  ☆38Updated 5 years ago
• algofoogle / raybox-zero
  Minimal implementation of Raybox HDL ray caster concept
  ☆25Updated last month
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• davidb990 / rp2040_xoc
  Extreme Overclocking on Raspberry Pi's RP2040 chip
  ☆56Updated 2 years ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆67Updated last year
• lzw545 / opengg
  OpenGL-like graphics pipeline on a Xilinx FPGA
  ☆32Updated 14 years ago
• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆35Updated 10 years ago
• ttsiodras / MandelbrotInVHDL
  What better way to learn VHDL, than to do some fractals?
  ☆51Updated 4 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated this week
• Itay2805 / fx991es-hacking
  A bunch of tools I made while researching fx991es plus hacking
  ☆48Updated 4 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆13Updated 2 years ago
• emeb / ulx3s_6502
  Simple 6502 system on a ULX3S FPGA board
  ☆17Updated 5 years ago
• WRansohoff / ESP32_minimal
  Minimal code for a 'bare metal' ESP32 program which does not use ESP-IDF. Really just a learning exercise because the ESP-IDF is Apache-l…
  ☆46Updated 6 years ago
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆14Updated 3 months ago
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆24Updated 8 months ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆154Updated 5 years ago
• ryomuk / emu8080on4004
  Intel 8080 Emulator on 4004 Evaluation Board
  ☆22Updated 2 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆125Updated 9 months ago
• aarossig / avr-vga
  A VGA controller implemented on an AVR microcontroller.
  ☆46Updated 12 years ago
• abhra0897 / gowin-easy-linux
  Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.
  ☆22Updated 5 years ago
• jeremysee2 / Lichee-Tang-Tutorial
  ☆22Updated 3 years ago
• w3arycod3r / fpga-defender
  A recreation of Williams Defender 1981 arcade game for DE10-Lite FPGA dev board, written in VHDL.
  ☆35Updated 2 years ago
• regymm / muzy
  2-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.
  ☆19Updated 8 months ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• benitoss / ColorLight_FPGA_boards
  Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards
  ☆48Updated last year
• psychogenic / caravel-breakout-pcb
  ☆18Updated last year