ZaoHan415 / fxesplus
Casio fx-ES PLUS reverse-engineering project
☆11Updated 7 years ago
Alternatives and similar repositories for fxesplus:
Users that are interested in fxesplus are comparing it to the libraries listed below
- Reverse engineering of Casio fx991ex calculator QR code☆18Updated 7 years ago
- An emulator for nX-U8 based Casio fx-es PLUS calculators — maintainer notice: the most advanced fork of this repository is https://github…☆37Updated 5 years ago
- A very simple non-linear time-domain circuit simulator using multidimensional newton's method to solve kirchoff's current law☆14Updated 2 years ago
- A bunch of tools I made while researching fx991es plus hacking☆44Updated 3 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆64Updated this week
- ☆16Updated 3 weeks ago
- 2-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆19Updated 5 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- A RISC-V emulator for the 8051 (MCS-51) microcontroller.☆135Updated 6 months ago
- A Linux Framebuffer port of the original Doom☆32Updated 3 months ago
- CNLohr's embedded tricks repository/readme☆87Updated 2 weeks ago
- 16 bit RISC-V proof of concept☆22Updated 5 months ago
- What's the simplest CPU you can build?☆34Updated 10 years ago
- Minimal implementation of Raybox HDL ray caster concept☆23Updated 3 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Tiny programs from various sources, for testing softcores☆102Updated last month
- A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)☆37Updated 2 months ago
- ☆17Updated 4 years ago
- Audio out with an FTDI UART cable☆43Updated 4 years ago
- Reverse engineering TI Graph Link cables☆13Updated last year
- Doom ported to a nRF52840-based BLE dongle☆41Updated last year
- ☆51Updated 4 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆203Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆125Updated 6 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆296Updated 8 months ago
- Some code for the AX211 or AX215 8051-based CPU☆89Updated 11 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆32Updated 14 years ago
- Minimal code for a 'bare metal' ESP32 program which does not use ESP-IDF. Really just a learning exercise because the ESP-IDF is Apache-l…☆45Updated 5 years ago
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆65Updated last year