ZaoHan415 / fxesplus
Casio fx-ES PLUS reverse-engineering project
☆12Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for fxesplus
- An emulator for nX-U8 based Casio fx-es PLUS calculators — maintainer notice: the most advanced fork of this repository is https://github…☆36Updated 4 years ago
- ☆13Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆61Updated last year
- ☆66Updated 5 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆48Updated 3 years ago
- A bunch of tools I made while researching fx991es plus hacking☆40Updated 3 years ago
- Reverse engineering of Casio fx991ex calculator QR code☆17Updated 7 years ago
- ☆36Updated this week
- ☆22Updated 4 years ago
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆20Updated 4 years ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆32Updated 6 years ago
- OpenGL 1.x implementation for FPGAs☆69Updated this week
- VHDL to Discrete Logic on PCB Flow☆114Updated last year
- ☆12Updated 2 years ago
- Turns FL2000 based USB3 to VGA adapters into low-cost DAC/SDR transmitters; mirror of https://gitea.osmocom.org/sdr/osmo-fl2k☆30Updated 7 months ago
- Minimal implementation of Raybox HDL ray caster concept☆23Updated 2 weeks ago
- Soft USB for LiteX☆49Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆50Updated last year
- TinyTapeout-01 submission repo☆29Updated last year
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆38Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆98Updated 4 years ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆214Updated 6 months ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆170Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated 2 months ago
- Hardware design files in Autodesk Eagle☆21Updated 3 years ago
- ☆11Updated this week