ZaoHan415 / fxesplusLinks
Casio fx-ES PLUS reverse-engineering project
☆14Updated 7 years ago
Alternatives and similar repositories for fxesplus
Users that are interested in fxesplus are comparing it to the libraries listed below
Sorting:
- What's the simplest CPU you can build?☆35Updated 11 years ago
- An emulator for nX-U8 based Casio fx-es PLUS calculators — maintainer notice: the most advanced fork of this repository is https://github…☆43Updated 6 years ago
- Reverse engineering of Casio fx991ex calculator QR code☆19Updated 8 years ago
- Reed Solomon BCH encoder and decoder☆24Updated 7 years ago
- This implementation of file system is developed by ELM Chan☆16Updated last month
- Small Device C Compiler☆62Updated 5 months ago
- Synthesize Verilog to Minecraft redstone☆20Updated last year
- Minimal implementation of Raybox HDL ray caster concept☆27Updated 3 weeks ago
- Binary Lambda Calculus evaluation engine written in Malbolge.☆17Updated 3 years ago
- Hardware design files in Autodesk Eagle☆24Updated 4 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- Simulation in Logisim-Evolution HC☆34Updated 4 years ago
- A very simple non-linear time-domain circuit simulator using multidimensional newton's method to solve kirchoff's current law☆14Updated 2 years ago
- a small (~140 line) and portable 6502 emulator demo.☆17Updated 3 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Updated 3 months ago
- RISC-V Assembly Learning Environment☆23Updated 3 months ago
- Full rewrite of Alchitry Labs☆35Updated this week
- Hack to turn a Logitech G402 Mouse into a Camera!☆42Updated 3 years ago
- Memory slices for C99☆48Updated 9 months ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 6 months ago
- Tiny visual 8086 emulator based on Blink☆76Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆175Updated 9 months ago
- A True Random Number Generator for a client wishing to explore the feasibility of a hardware cryptographic device.☆19Updated 3 years ago
- ☆55Updated 3 years ago
- RExOS - Realtime Exokernel Operating System☆101Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆56Updated 5 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆47Updated 3 years ago
- ☆55Updated 4 years ago