ZaoHan415 / fxesplusLinks
Casio fx-ES PLUS reverse-engineering project
☆11Updated 7 years ago
Alternatives and similar repositories for fxesplus
Users that are interested in fxesplus are comparing it to the libraries listed below
Sorting:
- An emulator for nX-U8 based Casio fx-es PLUS calculators — maintainer notice: the most advanced fork of this repository is https://github…☆40Updated 5 years ago
- Reverse engineering of Casio fx991ex calculator QR code☆19Updated 8 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆71Updated last month
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- A very simple non-linear time-domain circuit simulator using multidimensional newton's method to solve kirchoff's current law☆14Updated 2 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated 2 months ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆227Updated 5 months ago
- VHDL to Discrete Logic on PCB Flow☆122Updated 7 months ago
- A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)☆43Updated 8 months ago
- Minimal implementation of Raybox HDL ray caster concept☆25Updated last month
- "emdoom" - a port of DOOM targeted for memory-strapped systems.☆117Updated 2 years ago
- Figuring out the missing technical documentation of the beloved PC110☆74Updated last week
- ☆16Updated 6 months ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- ☆23Updated 4 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆28Updated 4 years ago
- What's the simplest CPU you can build?☆35Updated 11 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 9 months ago
- Building a RISC-V processor out of LSI logic☆90Updated 4 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆302Updated last year
- Version 2 of my Crazy Small CPU☆71Updated 6 years ago
- Hardware design files in Autodesk Eagle☆24Updated 4 years ago
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Updated 6 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 2 months ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- A small and simple rv32i core written in Verilog☆13Updated 3 years ago
- Some code for the AX211 or AX215 8051-based CPU☆89Updated 11 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆209Updated 3 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆129Updated 11 months ago