ZaoHan415 / fxesplusLinks
Casio fx-ES PLUS reverse-engineering project
☆11Updated 7 years ago
Alternatives and similar repositories for fxesplus
Users that are interested in fxesplus are comparing it to the libraries listed below
Sorting:
- An emulator for nX-U8 based Casio fx-es PLUS calculators — maintainer notice: the most advanced fork of this repository is https://github…☆40Updated 5 years ago
- Reverse engineering of Casio fx991ex calculator QR code☆19Updated 7 years ago
- ☆16Updated 5 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated last week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆26Updated 4 years ago
- Extreme Overclocking on Raspberry Pi's RP2040 chip☆56Updated 2 years ago
- A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)☆43Updated 7 months ago
- Synthesize Verilog to Minecraft redstone☆16Updated 8 months ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- ☆55Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆99Updated 2 years ago
- VHDL to Discrete Logic on PCB Flow☆122Updated 6 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆301Updated last year
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆44Updated 3 years ago
- ☆68Updated 2 years ago
- 16 bit RISC-V proof of concept☆24Updated 10 months ago
- Some code for the AX211 or AX215 8051-based CPU☆89Updated 11 years ago
- Small footprint and configurable SDCard core☆122Updated this week
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆207Updated 3 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆33Updated 4 years ago
- "emdoom" - a port of DOOM targeted for memory-strapped systems.☆116Updated 2 years ago
- CoreScore☆158Updated 5 months ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- Bootloader for Fomu☆102Updated 2 years ago
- What's the simplest CPU you can build?☆35Updated 10 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated last year