bigmagic123 / riscv64_opensbi_baremetal

Related projects ⓘ

Alternatives and complementary repositories for riscv64_opensbi_baremetal

• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆77Updated 2 years ago
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆52Updated 10 months ago
• plctlab / plct-qemu
  PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。
  ☆26Updated 3 months ago
• RvOSLab / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆10Updated 2 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆131Updated 3 years ago
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆17Updated last month
• riscv / riscv-plic-spec
  PLIC Specification
  ☆133Updated last year
• bao-project / bao-demos
  A guide on how to build and use a set of Bao guest configurations for various platforms
  ☆35Updated last month
• cnrv / RVSC2023
  RISC-V Summit China 2023
  ☆42Updated last year
• ownery / riscv-isa-manual-cn
  ☆9Updated last year
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated 10 months ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆55Updated last year
• ISRC-CAS / riscv-isa-manual-cn
  ☆99Updated last year
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆118Updated 2 months ago
• LiuJiLan / RVOS_On_VisionFive2
  RVOS在VisionFive2开发板上的移植。
  ☆15Updated 6 months ago
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆76Updated last month
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆14Updated 3 months ago
• riscvarchive / riscv-tee
  ☆37Updated 2 years ago
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆23Updated this week
• cnyangkun / nscscc2018
  nscscc2018
  ☆26Updated 6 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆45Updated 10 months ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆89Updated 3 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆114Updated 3 weeks ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆30Updated 2 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆178Updated last year
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆41Updated 4 years ago
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆89Updated 4 years ago
• riscv / riscv-aia
  ☆80Updated this week