tenstorrent / tt-umd
User-Mode Driver for Tenstorrent hardware
☆20Updated this week
Alternatives and similar repositories for tt-umd
Users that are interested in tt-umd are comparing it to the libraries listed below
Sorting:
- The Riallto Open Source Project from AMD☆77Updated last month
- IREE plugin repository for the AMD AIE accelerator☆94Updated this week
- Buda Compiler Backend for Tenstorrent devices☆28Updated last month
- Tenstorrent MLIR compiler☆122Updated this week
- ☆29Updated 2 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆20Updated 5 months ago
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆42Updated this week
- Repo for AI Compiler team. The intended purpose of this repo is for implementation of a PJRT device.☆16Updated this week
- Tenstorrent Firmware repository☆13Updated last week
- Attention in SRAM on Tenstorrent Grayskull☆35Updated 10 months ago
- ☆18Updated 2 weeks ago
- GPTPU for SC 2021☆51Updated 2 years ago
- Example for running IREE in a bare-metal Arm environment.☆33Updated 2 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆91Updated last month
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated last month
- Simple demonstration of using the RISC-V Vector extension☆42Updated last year
- HeteroCL-MLIR dialect for accelerator design☆40Updated 8 months ago
- ☆35Updated 10 months ago
- Fork of LLVM to support AMD AIEngine processors☆141Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆127Updated 4 months ago
- Tenstorrent Kernel Module☆43Updated last week
- ☆84Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆102Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆26Updated this week
- ☆15Updated this week
- A high-efficiency system-on-chip for floating-point compute workloads.☆31Updated 4 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated this week
- ☆97Updated last week
- A Toy-Purpose TPU Simulator☆18Updated 11 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago