Alternatives and similar repositories for tacle-bench:

Users that are interested in tacle-bench are comparing it to the libraries listed below

• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆58Updated 5 months ago
• mageec / beebs
  A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions
  ☆63Updated 2 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆150Updated 2 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆75Updated 2 weeks ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆50Updated 3 years ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• embench / embench-iot
  The main Embench repository
  ☆273Updated 7 months ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆50Updated 3 months ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆93Updated 12 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆40Updated last year
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated last month
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆114Updated 4 months ago
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆155Updated last month
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated 3 weeks ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• riscv / riscv-CMOs
  ☆86Updated 2 years ago
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆30Updated 11 months ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆80Updated 4 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆66Updated 2 years ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆88Updated 3 years ago
• zhiyisun / enable_arm_pmu
  Enable user-mode access to ARMv7/Linux performance counters
  ☆42Updated 8 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• riscv-boom / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆40Updated 5 years ago
• riscv / riscv-test-env
  ☆46Updated 2 weeks ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated 2 years ago
• ARM-software / data
  Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.
  ☆48Updated 3 months ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆34Updated 11 months ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆102Updated 6 years ago