Alternatives and similar repositories for tacle-bench

Users that are interested in tacle-bench are comparing it to the libraries listed below

• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆76Updated 2 weeks ago
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆100Updated 12 years ago
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆163Updated this week
• embench / embench-iot
  The main Embench repository
  ☆284Updated 9 months ago
• mageec / beebs
  A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions
  ☆65Updated 2 years ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆52Updated 4 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆76Updated 6 years ago
• riscv-boom / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆40Updated 6 years ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆58Updated 7 months ago
• ARM-software / data
  Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.
  ☆53Updated 5 months ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆142Updated 3 weeks ago
• riscv / riscv-CMOs
  ☆86Updated 3 years ago
• quic / qbox
  Qbox
  ☆56Updated last week
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆121Updated 2 years ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆85Updated last year
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆82Updated 2 weeks ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆158Updated 4 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆153Updated 3 years ago
• Xilinx / systemctlm-cosim-demo
  QEMU libsystemctlm-soc co-simulation demos.
  ☆149Updated last month
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆63Updated 2 years ago
• CSL-KU / IsolBench
  A set of synthetic benchmarks used in IEEE RTAS 2016 paper by Prathap et al.,
  ☆16Updated last month
• ARM-software / synchronization-benchmarks
  Collection of synchronization micro-benchmarks and traces from infrastructure applications
  ☆44Updated 2 weeks ago
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆88Updated 4 years ago
• zhiyisun / enable_arm_pmu
  Enable user-mode access to ARMv7/Linux performance counters
  ☆42Updated 8 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆41Updated 2 years ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆83Updated last year
• sangwoojun / bluespecpcie
  PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
  ☆79Updated 3 years ago