tacle / tacle-benchLinks
TACLe Benchmarks
☆54Updated 3 weeks ago
Alternatives and similar repositories for tacle-bench
Users that are interested in tacle-bench are comparing it to the libraries listed below
Sorting:
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆69Updated 2 years ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆56Updated 10 months ago
- A set of synthetic benchmarks used in IEEE RTAS 2016 paper by Prathap et al.,☆17Updated last week
- The main Embench repository☆295Updated last year
- The MiBench testsuite, extended for use in general embedded environments☆108Updated 13 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 2 weeks ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆48Updated 3 months ago
- Tools for analyzing and browsing Tarmac instruction traces.☆79Updated last month
- CoreSight trace stream decoder developed openly☆176Updated last month
- Memory System Microbenchmarks☆64Updated 2 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆44Updated 3 weeks ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- Qbox☆70Updated this week
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- Simple machine mode program to probe RISC-V control and status registers☆126Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 5 months ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Updated 4 years ago
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆210Updated last year
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 9 years ago
- gem5 configuration for intel's skylake micro-architecture☆52Updated 3 years ago
- ☆104Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- ☆89Updated 2 months ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Updated 11 months ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆150Updated 3 years ago
- ☆20Updated 5 years ago
- ☆147Updated last year