xjtuecho / EBAZ4205
A 5$ Xilinx ZYNQ development board.
☆669Updated 3 years ago
Alternatives and similar repositories for EBAZ4205:
Users that are interested in EBAZ4205 are comparing it to the libraries listed below
- ECP5 breakout board in a feather physical format☆497Updated 4 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆539Updated last week
- PCB for ULX3S FPGA R&D board☆386Updated last year
- Universal utility for programming FPGA☆1,281Updated this week
- iCESugar FPGA Board (base on iCE40UP5k)☆376Updated 4 months ago
- current focus on Colorlight i5 and i9 & i9plus module☆286Updated 5 months ago
- LiteX boards files☆394Updated last week
- EBAZ4205 BOARD☆195Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,041Updated last month
- Small and low cost FPGA educational and development board☆589Updated last month
- Open source ecosystem for open FPGA boards☆825Updated last week
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆258Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆977Updated this week
- Raspberry Pico powered Xilinx Virtual Cable - Xilinx JTAG Cable! This is now quite fast, thanks to tom01h! We also support JTAG + serial …☆408Updated 4 months ago
- Send video/audio over HDMI on an FPGA☆1,142Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆408Updated 2 months ago
- TangNano-9K-example project☆258Updated 11 months ago
- Linux on LiteX-VexRiscv☆616Updated this week
- nextpnr portable FPGA place and route tool☆1,400Updated this week
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆70Updated last year
- SERV - The SErial RISC-V CPU☆1,502Updated last week
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆79Updated 3 years ago
- Some resources for the ebaz4205 board☆72Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆228Updated 2 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆235Updated 10 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆630Updated last month
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆392Updated 6 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆705Updated 3 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆248Updated last year