kholia / xvcpi
Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xvcpi and https://github.com/derekmulcahy/xvcpi projects.
☆35Updated 3 years ago
Alternatives and similar repositories for xvcpi:
Users that are interested in xvcpi are comparing it to the libraries listed below
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆26Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆112Updated 3 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆102Updated 3 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆62Updated 2 years ago
- ☆45Updated 3 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆48Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆62Updated 2 years ago
- ☆37Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆75Updated last year
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- SDK sch&layout reference design and datasheet documention☆60Updated last year
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆84Updated 2 years ago
- ☆45Updated 2 years ago
- Xilinx Virtual Cable Daemon☆116Updated 3 weeks ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆48Updated 7 months ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆17Updated last month
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- ☆77Updated 5 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆97Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆45Updated 8 years ago