simple snapshot-style integration testing for commands
☆76May 29, 2025Updated last year
Alternatives and similar repositories for turnt
Users that are interested in turnt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- an educational compiler intermediate representation☆778May 18, 2026Updated 2 months ago
- Shared Cheat Sheet for Coq☆10Sep 8, 2016Updated 9 years ago
- A lightweight, Pythonic, frontend for MLIR☆80Oct 21, 2023Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆26Jun 23, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- A translation validation framework for MLIR☆101Mar 19, 2025Updated last year
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆19Apr 4, 2025Updated last year
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- advanced compilers☆987Jan 10, 2026Updated 7 months ago
- ☆16Jun 13, 2021Updated 5 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- A study of the effect of relaxing too conservative conditions for generating UB-free compiler test-cases of Csmith’s code-generation and …☆17Jul 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Formally verified implementation of Alive in Lean☆43Jul 14, 2023Updated 3 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A meta-tracing JIT☆15Updated this week
- ☆58Jul 23, 2026Updated 3 weeks ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆609Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated last month
- ☆18Mar 5, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 7 months ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆623Jun 19, 2025Updated last year
- Search-based compiler for high-performance DSP programming☆73Oct 29, 2024Updated last year
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Aug 5, 2026Updated last week
- A minimal (really) out-of-tree MLIR example☆49Aug 14, 2025Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 5 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆34Jan 15, 2026Updated 7 months ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆20Oct 19, 2025Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆44Apr 6, 2024Updated 2 years ago
- Compiler project for Dave Beazley' Wabbit Language☆30Apr 24, 2022Updated 4 years ago
- https://www.usenix.org/conference/atc20/presentation/boucher☆27Mar 25, 2022Updated 4 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last month
- vertical + gpu + free join + datalog☆22Feb 12, 2025Updated last year
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago