simple snapshot-style integration testing for commands
☆77May 29, 2025Updated last year
Alternatives and similar repositories for turnt
Users that are interested in turnt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- an educational compiler intermediate representation☆798May 18, 2026Updated 4 months ago
- Shared Cheat Sheet for Coq☆10Sep 8, 2016Updated 10 years ago
- A lightweight, Pythonic, frontend for MLIR☆80Oct 21, 2023Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆26Jun 23, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- A translation validation framework for MLIR☆101Mar 19, 2025Updated last year
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆19Apr 4, 2025Updated last year
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- advanced compilers☆997Jan 10, 2026Updated 8 months ago
- ☆16Jun 13, 2021Updated 5 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆35Nov 12, 2024Updated last year
- A study of the effect of relaxing too conservative conditions for generating UB-free compiler test-cases of Csmith’s code-generation and …☆17Jul 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆100Jan 29, 2026Updated 7 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Torch Frontend for IREE☆26Dec 21, 2023Updated 2 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Formally verified implementation of Alive in Lean☆44Jul 14, 2023Updated 3 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- A meta-tracing JIT☆15Sep 15, 2026Updated last week
- ☆58Sep 16, 2026Updated last week
- Intermediate Language (IL) for Hardware Accelerator Generators☆615Sep 14, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TPP experimentation on MLIR for linear algebra☆165Updated this week
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated 2 months ago
- ☆18Mar 5, 2023Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 8 months ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆625Jun 19, 2025Updated last year
- Search-based compiler for high-performance DSP programming☆73Oct 29, 2024Updated last year
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated 3 weeks ago
- A minimal (really) out-of-tree MLIR example☆49Aug 14, 2025Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 5 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆35Jan 15, 2026Updated 8 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆20Oct 19, 2025Updated 11 months ago
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆43Apr 6, 2024Updated 2 years ago