andportnoy / riscv-disassembler
A minimal RISC-V RV32I disassembler
☆55Updated 3 years ago
Alternatives and similar repositories for riscv-disassembler:
Users that are interested in riscv-disassembler are comparing it to the libraries listed below
- A rewrite of Wozmon in x86-64 for the BareMetal kernel.☆58Updated 2 months ago
- Post-Apocalyptic Computing: bootstrapping Forth environment for LC-3 CPU☆90Updated 2 years ago
- A C11 compiler for the discrete logic computer☆20Updated 10 months ago
- PDP-11 emulation☆57Updated 3 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 5 months ago
- Convert ELF executables to DOS executables☆31Updated 5 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated 7 months ago
- Bootstrapping VM for bare metal to trusted C compilation☆47Updated 3 months ago
- Assemble 128-bit RISC-V☆45Updated last year
- CP/M and MS-DOS COM executable linker written in D.☆40Updated 3 years ago
- SCC - Small C Compiler for DOS☆94Updated 3 years ago
- LLVM backend for m88k architecture☆49Updated last week
- the BLAKE3 hash function implemented in 6502 assembly☆57Updated 3 years ago
- WIP 100BASE-TX PHY☆73Updated 2 months ago
- Forth BBS 2, 1985 Bulletin Board software written in Forth (historic reconstruction)☆66Updated 3 years ago
- Synthesizable Uxn CPU☆17Updated 2 years ago
- LLVM frontend for the Forth Language☆85Updated 10 months ago
- Tiny visual 8086 emulator based on Blink☆68Updated 8 months ago
- Peephole optimizer for cproc and QBE☆24Updated 2 years ago
- A new city of code on a cosmopolitan foundation.☆20Updated 3 years ago
- K&R C compiler obtained from Research UNIX v5, v6 and v7☆24Updated 6 years ago
- Register Allocator for 8086☆75Updated last year
- Kakao Linux☆32Updated 2 weeks ago
- Richard's compiler bootstrap experiment☆45Updated last year
- Turbo9 - Pipelined 6809 Microprocessor IP☆152Updated 4 months ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆22Updated 4 years ago
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆77Updated 4 years ago