andportnoy / riscv-disassemblerLinks
A minimal RISC-V RV32I disassembler
☆56Updated 4 years ago
Alternatives and similar repositories for riscv-disassembler
Users that are interested in riscv-disassembler are comparing it to the libraries listed below
Sorting:
- Ultra Portable, Small, Baremetal Forth for various processors☆35Updated last week
- A C11 compiler for the discrete logic computer☆21Updated last year
- Post-Apocalyptic Computing: bootstrapping Forth environment for LC-3 CPU☆92Updated 3 years ago
- the BLAKE3 hash function implemented in 6502 assembly☆58Updated 3 years ago
- Pi number calculator using 8088 assembly language☆66Updated 3 years ago
- A rewrite of Wozmon in x86-64 for the BareMetal kernel.☆64Updated 2 months ago
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆78Updated 4 years ago
- CP/M and MS-DOS COM executable linker written in D.☆43Updated 4 years ago
- Type-safe Printf in C☆72Updated 11 months ago
- LLVM frontend for the Forth Language☆90Updated last year
- PDP-11 operating system.☆29Updated 4 years ago
- ☆67Updated 3 years ago
- Bootstrapping VM for bare metal to trusted C compilation☆50Updated last year
- The Amsterdam Compiler Kit☆27Updated 8 months ago
- ☆96Updated 2 years ago
- Forth BBS 2, 1985 Bulletin Board software written in Forth (historic reconstruction)☆67Updated 3 years ago
- LLVM backend for m88k architecture☆51Updated 4 months ago
- A mirror of https://git.sr.ht/~grego/sumtypes.h☆76Updated 11 months ago
- Logo language in 508 bytes (x86 boot sector)☆182Updated last year
- Implementations of the Are-we-fast-yet benchmark suite in Oberon, C++, C, Pascal, Micron and Luon☆66Updated last week
- Unnamed Compiled Systems Language Project☆23Updated 2 years ago
- A cross-platform version of the ETH Oberon System 3 compatible with the Oberon+ compiler and IDE☆105Updated 5 months ago
- A synchronous, single-threaded interface for starting processes on Linux☆34Updated 4 years ago
- ☆69Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆133Updated last year
- Assemble 128-bit RISC-V☆46Updated last year
- Transputer T805 emulator, assembler, Pascal compiler, operating system, and K&R C compiler.☆81Updated 2 months ago
- Battery info program for x86-64 Linux laptops in 384 bytes of machine code☆60Updated last year
- Test self-modifying code behaviour on processors for single-use JIT functions☆54Updated 5 years ago