ece362-purdue / stm32-labsLinks
Public Lab Documents for ECE 36200
☆34Updated 2 weeks ago
Alternatives and similar repositories for stm32-labs
Users that are interested in stm32-labs are comparing it to the libraries listed below
Sorting:
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆60Updated this week
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆153Updated 3 months ago
- ☆15Updated 5 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Bare metal RISC-V assembly examples for Spike (no pk)☆18Updated 2 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆11Updated 7 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆22Updated 5 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆97Updated 7 months ago
- An open-source 32-bit RISC-V soft-core processor☆45Updated 4 months ago
- RISC-V fast interrupt controller☆29Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆200Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆79Updated this week
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Updated 5 years ago
- Verilog package manager written in Rust☆143Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆122Updated 2 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆168Updated 4 years ago
- For aspiring hardware engineers out there.☆81Updated 10 months ago
- ☆26Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆60Updated last week
- A textbook on understanding system on chip design☆59Updated 7 months ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- ☆37Updated 6 months ago
- An overview of TL-Verilog resources and projects☆82Updated last month
- SystemVerilog language-oriented exercises☆139Updated last month
- A Reconfigurable RISC-V Core for Approximate Computing☆129Updated 8 months ago
- A tiny system built on a small QMTECH board☆109Updated 9 months ago
- Repository for Hornet RISC-V Core☆19Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago