Alternatives and similar repositories for stm32-labs

Users that are interested in stm32-labs are comparing it to the libraries listed below

• zaellis / continue_with_sv

  View on GitHub
  Software and resources to help Purdue students (and others) continue developing with SystemVerilog after losing access to proprietary too…
  ☆16Jun 13, 2021Updated 4 years ago
• AbdelrahmanYassien11 / Verification-of-an-Asynchronous-FIFO-using-UVM-SVA

  View on GitHub
  Verification of an Asynchronous FIFO using UVM & SVA
  ☆12Jun 26, 2025Updated 7 months ago
• purdue-arc / rocket_league

  View on GitHub
  Teaching cars soccer
  ☆12Apr 20, 2024Updated last year
• ics-jku / instruction-decoder

  View on GitHub
  ☆19Updated this week
• mballance / fwrisc-s

  View on GitHub
  ☆10Nov 8, 2019Updated 6 years ago
• TILhub / AMBA-3-AHB-Lite-Protocol

  View on GitHub
  This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol
  ☆13Jul 11, 2018Updated 7 years ago
• Fare9 / elfparser_e

  View on GitHub
  Example of an ELF parser to learn about the ELF format
  ☆10Oct 6, 2024Updated last year
• AsFigo / apb_uvc_verilator

  View on GitHub
  APB UVC ported to Verilator
  ☆11Nov 19, 2023Updated 2 years ago
• tomverbeure / fpga_quick_ram_update

  View on GitHub
  Quickly update a bitstream with new RAM contents
  ☆16Jun 8, 2021Updated 4 years ago
• openhwgroup / riscv-ovpsim-corev

  View on GitHub
  ☆11Dec 15, 2023Updated 2 years ago
• Purdue-SoCET / atalla

  View on GitHub
  Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.
  ☆24Updated this week
• AkshathRaghav / cubot.io

  View on GitHub
  An Open Source Java Library for the Rubiks Cube!
  ☆12Jan 11, 2022Updated 4 years ago
• black-parrot / black-parrot-sim

  View on GitHub
  ☆12Updated this week
• Ludini1 / minimal-risc-v-cpu

  View on GitHub
  ☆12Aug 3, 2021Updated 4 years ago
• devindang / dv-cpu-rv

  View on GitHub
  A harvard architecture CPU based on RISC-V.
  ☆15Aug 25, 2023Updated 2 years ago
• scotws / RISC-V-tests

  View on GitHub
  Experimental RISC-V assembler code snippets
  ☆10Oct 23, 2019Updated 6 years ago
• castor-software / openmz

  View on GitHub
  OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.
  ☆15Jun 26, 2020Updated 5 years ago
• xarc / harv

  View on GitHub
  HARV - HArdened Risc-V
  ☆15Mar 10, 2022Updated 3 years ago
• zlagpacan / 437_OoO

  View on GitHub
  Dual-Core Out-of-Order MIPS CPU Design
  ☆20May 8, 2025Updated 9 months ago
• bsc-loca / core_tile

  View on GitHub
  ☆16Aug 14, 2025Updated 6 months ago
• sirkuttin / linkedin-learning-downloader

  View on GitHub
  A simple python scraping tool that downloads video lessons from Linkedin Learning
  ☆13Sep 28, 2021Updated 4 years ago
• vuquangtrong / STM32-Tutorials

  View on GitHub
  STM32 Tutorials
  ☆14Jun 26, 2022Updated 3 years ago
• AkshathRaghav / tinyspeech

  View on GitHub
  Code release for "TinySpeech: Attention Condensers for Deep Speech Recognition Neural Networks on Edge Devices"
  ☆21Jun 7, 2025Updated 8 months ago
• rdiez / jtag_dpi

  View on GitHub
  JTAG DPI module for OpenRISC simulation with Verilator
  ☆17Oct 27, 2012Updated 13 years ago
• jpgvandijk / linker-map-viewer

  View on GitHub
  Browser/viewer for the .map file generated by the gnu ld linker
  ☆13Jul 23, 2014Updated 11 years ago
• antmicro / coverview

  View on GitHub
  Coverview
  ☆26Jan 29, 2026Updated 2 weeks ago
• masoud-ata / Masimulator

  View on GitHub
  A Visual RISC-V Simulator
  ☆16Nov 7, 2023Updated 2 years ago
• DeepCube-org / uc3-public-notebooks

  View on GitHub
  Notebooks accessing UC3 datasets
  ☆14Dec 30, 2021Updated 4 years ago
• AnubisLMS / xv6

  View on GitHub
  NYU's fork of MIT's xv6-public
  ☆15Dec 10, 2023Updated 2 years ago
• thiemchu / rvcorep

  View on GitHub
  ☆10Jun 9, 2022Updated 3 years ago
• sysprog21 / neocon

  View on GitHub
  A simple serial console utility
  ☆17Jun 30, 2023Updated 2 years ago
• tum-ei-eda / vrtlmod

  View on GitHub
  vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…
  ☆16Dec 3, 2025Updated 2 months ago
• paradigm-works / uvmtb_template

  View on GitHub
  Simple UVM testbench development using the uvmtb_template files
  ☆22Jan 16, 2025Updated last year
• lowleveltv / riscv-sparkfun-hello

  View on GitHub
  ☆17Apr 2, 2022Updated 3 years ago
• tinylabs / tinylabs-cores

  View on GitHub
  Fusesoc compatible rtl cores
  ☆16Nov 23, 2022Updated 3 years ago
• dlitz / openmsp430

  View on GitHub
  openMSP430 CPU core (from OpenCores)
  ☆22Oct 14, 2022Updated 3 years ago
• marmooo / free-soundfonts

  View on GitHub
  Free soundfont collection optimized for playback on the web.
  ☆17Apr 15, 2025Updated 10 months ago
• tgrogers / ece695-2021

  View on GitHub
  Programming and Assignment Material for ECE 695
  ☆17Apr 23, 2021Updated 4 years ago
• mashahedurrahman / Security-Engine

  View on GitHub
  ☆14Apr 29, 2024Updated last year