☆34Jul 9, 2022Updated 4 years ago
Alternatives and similar repositories for verilog-65C02-fsm
Users that are interested in verilog-65C02-fsm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- A Verilog HDL model of the MOS 6502 CPU☆24Dec 14, 2025Updated 8 months ago
- A Verilog HDL model of the MOS 6502 CPU☆386Apr 8, 2023Updated 3 years ago
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28May 7, 2022Updated 4 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 6502 CPU in 4 small CPLDs☆28May 3, 2022Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆35Dec 12, 2018Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆81Mar 29, 2023Updated 3 years ago
- ☆13Jul 23, 2026Updated 3 weeks ago
- A New implementation of Steve Wozniak's Sweet16 Virtual Machine for the 65C02/65C816☆18Jan 9, 2022Updated 4 years ago
- Fast compressor/decompressor for 68000 based on ZX7 by Einar Saukas☆12Jul 28, 2018Updated 8 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago
- Dot commands for esxDOS and UnoDOS3☆13Jan 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- neo6502 ehbasic emulator☆17May 18, 2024Updated 2 years ago
- My TI-99/4A clone, two versions: FPGA+TMS99105 CPU and FPGA with my CPU core☆32Jun 9, 2023Updated 3 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 7 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆94Jun 6, 2024Updated 2 years ago
- Scratchpad code to test features of the GD32V SoC☆10Nov 13, 2019Updated 6 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Acorn BBC Micro on an Altera DE1 FPGA board☆24Jan 13, 2016Updated 10 years ago
- Teensy 3.2 branch controller for up to 8 separate LED strips, based on instructions received over UDP.☆15Mar 1, 2020Updated 6 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- Annotated disassembly of the TRS-80 Level 1 ROM☆12Feb 23, 2018Updated 8 years ago
- ☆17Aug 31, 2021Updated 4 years ago
- A YM2413 clone module written in VHDL.☆30Aug 18, 2020Updated 6 years ago
- Minix 1.5 source code for the Atari ST☆13Feb 8, 2016Updated 10 years ago
- Modular 8-bit computer designed around the 65C02 CPU and supporting I/O chips☆21Jun 22, 2026Updated last month
- midi-controlled synth example for STM32F407VG Discovery board☆14Jul 28, 2021Updated 5 years ago
- Verilog implementation of Bresenham's line drawing algorithm.☆14May 11, 2026Updated 3 months ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Simple fixed-cycle SDRAM Controller☆29Apr 26, 2026Updated 3 months ago
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆12Feb 2, 2019Updated 7 years ago
- ☆13Sep 23, 2024Updated last year
- An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs☆173Jul 12, 2020Updated 6 years ago
- Generates wave files from ZX Spectrum TZX and ZX81 T81 tapes☆19May 7, 2022Updated 4 years ago
- SYSMON65 is a full 2-pass assembler, with local and global labels, directives, and more. A 65C02 disassembler is included which includes …☆27May 14, 2026Updated 3 months ago
- ☆39Nov 14, 2024Updated last year