Arlet / verilog-65C02-fsm
☆32Updated 2 years ago
Alternatives and similar repositories for verilog-65C02-fsm:
Users that are interested in verilog-65C02-fsm are comparing it to the libraries listed below
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆37Updated 6 months ago
- Simple fixed-cycle SDRAM Controller☆27Updated 5 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆78Updated 11 months ago
- ☆74Updated 6 months ago
- A Verilog HDL model of the MOS 6502 CPU☆23Updated 3 years ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆17Updated 5 months ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆28Updated 5 years ago
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 3 years ago
- Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k Mega 138K Pro Console60k FPGA☆83Updated this week
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 4 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 4 years ago
- The RCA 1802 in Verilog☆18Updated 4 months ago
- Spins of Grant Searle's MultiComp project on various hardware☆72Updated last year
- Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)☆33Updated 3 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆17Updated 3 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆57Updated 2 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆54Updated 8 years ago
- Simple custom computer on a FPGA☆26Updated 10 years ago
- 6502 CPU in 4 small CPLDs☆24Updated 3 years ago
- TV80 Z80-compatible microprocessor☆51Updated 5 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- NESTang SDRAM controller and usage example for Tang Nano 20K☆40Updated 6 months ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated last year
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- Minimal Raspberry PI breakout board for ICE40HX4K FPGA☆20Updated 2 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- FPGA implementation of a simple scanline based 2d graphics engine☆23Updated 6 years ago