ssoelvsten / adiarLinks
An I/O-efficient implementation of (Binary) Decision Diagrams
☆31Updated last week
Alternatives and similar repositories for adiar
Users that are interested in adiar are comparing it to the libraries listed below
Sorting:
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆62Updated 10 years ago
- CUDD Decision Diagram Package☆145Updated last week
- Multi-core Decision Diagram (BDD/LDD) implementation☆43Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆116Updated this week
- Benchmarking Suite for BDD packages☆19Updated 2 weeks ago
- SAT Solver SATCH☆120Updated 3 years ago
- ☆14Updated 7 years ago
- Verimag Polyhedra Library☆18Updated 7 months ago
- The DRAT-trim proof checker☆67Updated 11 months ago
- Verilog development and verification project for HOL4☆27Updated 6 months ago
- The glucose SAT solver☆126Updated 5 months ago
- The Standard Interface for Incremental Satisfiability Solving☆50Updated 3 years ago
- ☆35Updated 3 months ago
- Cube-and-Conquer SAT solver☆40Updated 4 months ago
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆33Updated 7 months ago
- Refreshing automation for inductive equational proofs using e-graphs☆24Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- CAQE is a solver for quantified Boolean formulas☆35Updated 2 years ago
- Approximate Model Counter☆79Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated 2 months ago
- Search-based compiler for high-performance DSP programming☆69Updated last year
- BTOR2 MLIR project☆26Updated last year
- Implementation of multi-core (binary) decision diagrams☆79Updated 2 months ago
- Qute: a dependency learning QBF solver.☆14Updated 11 months ago
- High-performance model counter☆50Updated 2 weeks ago
- The VerCors verification toolset for verifying parallel and concurrent software☆81Updated last week
- FPGA synthesis tool powered by program synthesis☆52Updated last month
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Updated 6 years ago
- Reads a state transition system and performs property checking☆88Updated 2 months ago