fast-codesign / OpenTSN3.4Links
OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿真工具OpenEmulator，用户可在仿真环境下运行OpenTSN3.4交换机、网卡、控制器和opensync同步软件
☆33Updated 3 years ago
Alternatives and similar repositories for OpenTSN3.4
Users that are interested in OpenTSN3.4 are comparing it to the libraries listed below
Sorting:
- Time sensitive network performance evaluation toolkit, based on Zynq7000 FPGA architecture.☆30Updated last year
- ☆46Updated 5 years ago
- an opensource project to enable TSN research with FAST☆38Updated 4 years ago
- ☆21Updated 4 years ago
- an opensource project to enable TSN research☆41Updated 3 years ago
- Verilog PCI express components☆25Updated 2 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆22Updated 2 months ago
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆26Updated 7 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- Repository for Xilinx PCIe DMA drivers☆47Updated 8 years ago
- ☆75Updated 7 months ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23Updated 6 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆56Updated 7 years ago
- ☆18Updated 8 years ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆38Updated 4 years ago
- 开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…☆41Updated 8 years ago
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆16Updated 7 years ago
- ☆34Updated 4 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆18Updated 8 years ago
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆44Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- ☆32Updated 5 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆87Updated 10 years ago
- Ethernet switch implementation written in Verilog☆58Updated 2 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Updated 11 years ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆87Updated 11 years ago