bharathsudharsan / ML-Classifiers-on-MCUsLinks
Supplementary material for IEEE Services Computing paper 'An SRAM Optimized Approach for Constant Memory Consumption and Ultra-fast Execution of ML Classifiers on TinyML Hardware'
☆12Updated 3 years ago
Alternatives and similar repositories for ML-Classifiers-on-MCUs
Users that are interested in ML-Classifiers-on-MCUs are comparing it to the libraries listed below
Sorting:
- ☆9Updated 4 years ago
- Link: https://bharathsudharsan.github.io/profile/☆10Updated 3 months ago
- Code for PerCom paper 'Edge2Guard: Botnet Attacks Detecting Offline Models for Resource-Constrained IoT Devices'☆16Updated 3 years ago
- Code for paper 'Avoid touching your face: A hand-to-face 3d motion dataset (covid-away) and trained models for smartwatches'☆18Updated 2 years ago
- Code for paper 'Train++: An Incremental ML Model Training Algorithm to Create Self-Learning IoT Devices'☆23Updated 2 years ago
- A modern Smart-speaker with an advanced microphone array, camera module interfaced with Pi capable of performing AI-based tasks☆10Updated 3 years ago
- Code for IoT Journal paper 'ML-MCU: A Framework to Train ML Classifiers on MCU-based IoT Edge Devices'☆46Updated 2 years ago
- EE 272B - VLSI Design Project☆12Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- LSTM neural network (verilog)☆15Updated 6 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆24Updated 3 years ago
- ☆31Updated 5 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 4 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆43Updated last year
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆12Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆35Updated 5 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆11Updated 4 years ago
- Tensor Processing Unit implementation in Verilog☆9Updated 4 months ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆44Updated 5 years ago
- SpinalHDL AdderNet MNIST☆11Updated 4 years ago