Alternatives and similar repositories for ML-Classifiers-on-MCUs

Users that are interested in ML-Classifiers-on-MCUs are comparing it to the libraries listed below

• bharathsudharsan / Alexa-Smart-Speaker
  A modern Smart-speaker with an advanced microphone array, camera module interfaced with Pi capable of performing AI-based tasks
  ☆10Updated 4 years ago
• bharathsudharsan / profile
  Link: https://bharathsudharsan.github.io/profile/
  ☆10Updated last month
• bharathsudharsan / Edge2Guard
  Code for PerCom paper 'Edge2Guard: Botnet Attacks Detecting Offline Models for Resource-Constrained IoT Devices'
  ☆16Updated 4 years ago
• bharathsudharsan / CNN_on_MCU
  Code for paper 'Multi-Component Optimization and Efficient Deployment of Neural-Networks on Resource-Constrained IoT Hardware'
  ☆24Updated 3 years ago
• bharathsudharsan / ML-MCU
  Code for IoT Journal paper 'ML-MCU: A Framework to Train ML Classifiers on MCU-based IoT Edge Devices'
  ☆46Updated 2 years ago
• bharathsudharsan / Train_plus_plus
  Code for paper 'Train++: An Incremental ML Model Training Algorithm to Create Self-Learning IoT Devices'
  ☆23Updated 2 years ago
• bharathsudharsan / COVID-away
  Code for paper 'Avoid touching your face: A hand-to-face 3d motion dataset (covid-away) and trained models for smartwatches'
  ☆19Updated 3 years ago
• pulp-platform / fann-on-mcu
  ☆31Updated 5 years ago
• EEESlab / CMix-NN
  CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices
  ☆47Updated 5 years ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆35Updated this week
• ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
  2020 xilinx summer school
  ☆18Updated 5 years ago
• louisliuwei / pynq-dpu
  Migrate Xilinx edge AI solution to PYNQ
  ☆17Updated 4 years ago
• adki / DeepLearningOnFpga-202006
  Lecture Material on Deep Learning Inference using FPGA
  ☆12Updated 5 years ago
• jonathan93sh / CNNA
  A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA
  ☆26Updated 3 years ago
• lirui-shanghaitech / A-convolution-kernel-implemented-by-Vivado-HLS
  This project implements a convolution kernel based on vivado HLS on zcu104
  ☆37Updated 5 years ago
• mit-han-lab / iccad-tinyml-open
  [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers
  ☆14Updated 2 years ago
• SivannaKing / SEU-ASIC-IOT-ECGAI
  Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators
  ☆16Updated 2 years ago
• Jiawei888 / FPGA-CNN-Accelerator
  The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…
  ☆11Updated 5 years ago
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆26Updated last year
• jgoeders / dac_sdc_2021_designs
  ☆20Updated 3 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• DNN-Accelerators / Open-Source-IPs
  ☆35Updated 6 years ago
• AiArtisan / dac_sdc_2022_champion
  ☆21Updated 2 years ago
• yuehniu / CNN.frequencyFPGA
  CNN Accelerator in Frequency Domain
  ☆12Updated 5 years ago
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆45Updated last year
• markcxli / FPGA_DPU
  This project is to implement YOLO v3 on Xilinx FPGA with DPU
  ☆63Updated 5 years ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆59Updated 3 years ago
• Keio-CSG / ASiM
  [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"
  ☆20Updated last month
• walkieq / RNN_HLS
  An LSTM template and a few examples using Vivado HLS
  ☆45Updated last year
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆34Updated 2 years ago