bharathsudharsan / ML-Classifiers-on-MCUsLinks
Supplementary material for IEEE Services Computing paper 'An SRAM Optimized Approach for Constant Memory Consumption and Ultra-fast Execution of ML Classifiers on TinyML Hardware'
☆12Updated 4 years ago
Alternatives and similar repositories for ML-Classifiers-on-MCUs
Users that are interested in ML-Classifiers-on-MCUs are comparing it to the libraries listed below
Sorting:
- A modern Smart-speaker with an advanced microphone array, camera module interfaced with Pi capable of performing AI-based tasks☆10Updated 4 years ago
- Link: https://bharathsudharsan.github.io/profile/☆10Updated last month
- Code for PerCom paper 'Edge2Guard: Botnet Attacks Detecting Offline Models for Resource-Constrained IoT Devices'☆16Updated 4 years ago
- Code for IoT Journal paper 'ML-MCU: A Framework to Train ML Classifiers on MCU-based IoT Edge Devices'☆48Updated 3 years ago
- Code for paper 'Multi-Component Optimization and Efficient Deployment of Neural-Networks on Resource-Constrained IoT Hardware'☆24Updated 3 years ago
- Code for paper 'Train++: An Incremental ML Model Training Algorithm to Create Self-Learning IoT Devices'☆23Updated 3 years ago
- ☆30Updated 5 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆23Updated 2 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- c++ version of ViT☆12Updated 3 years ago
- ☆35Updated 6 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆14Updated 6 years ago
- RTL code for the DPU chip designed for irregular graphs☆13Updated 3 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 10 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆27Updated 2 months ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- SpinalHDL AdderNet MNIST☆11Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Example of a full DC synthesis script for a simple design☆12Updated 6 years ago