bharathsudharsan / ML-Classifiers-on-MCUs
Supplementary material for IEEE Services Computing paper 'An SRAM Optimized Approach for Constant Memory Consumption and Ultra-fast Execution of ML Classifiers on TinyML Hardware'
☆12Updated 3 years ago
Alternatives and similar repositories for ML-Classifiers-on-MCUs:
Users that are interested in ML-Classifiers-on-MCUs are comparing it to the libraries listed below
- ☆9Updated 4 years ago
- Link: https://bharathsudharsan.github.io/profile/☆10Updated 3 months ago
- Code for PerCom paper 'Edge2Guard: Botnet Attacks Detecting Offline Models for Resource-Constrained IoT Devices'☆16Updated 3 years ago
- Code for paper 'Train++: An Incremental ML Model Training Algorithm to Create Self-Learning IoT Devices'☆22Updated 2 years ago
- A modern Smart-speaker with an advanced microphone array, camera module interfaced with Pi capable of performing AI-based tasks☆10Updated 3 years ago
- Code for paper 'Avoid touching your face: A hand-to-face 3d motion dataset (covid-away) and trained models for smartwatches'☆18Updated 2 years ago
- Code for paper 'Multi-Component Optimization and Efficient Deployment of Neural-Networks on Resource-Constrained IoT Hardware'☆24Updated 2 years ago
- Code for IoT Journal paper 'ML-MCU: A Framework to Train ML Classifiers on MCU-based IoT Edge Devices'☆44Updated 2 years ago
- ☆30Updated 4 years ago
- A scheme for privacy-preserving learning on Tiny Devices.☆44Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- ☆24Updated 2 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 4 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆10Updated 5 years ago
- Digital Design Lab Spring 2019 Final Project☆10Updated 5 years ago
- Cryptographic Key Generation from PUF Data☆20Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆9Updated 4 years ago
- ☆16Updated 2 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆20Updated 4 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆15Updated 9 months ago
- opensource crypto IP core☆26Updated 4 years ago
- Botnet detection on IoT Devices☆24Updated 3 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Updated 6 years ago
- ☆17Updated 6 years ago
- 16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe…☆14Updated 8 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆26Updated last year
- A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog.☆22Updated last year
- FInd arena size for TensorFlow Lite models☆27Updated last year
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago