Supplementary material for IEEE Services Computing paper 'An SRAM Optimized Approach for Constant Memory Consumption and Ultra-fast Execution of ML Classifiers on TinyML Hardware'
☆13Jul 26, 2021Updated 5 years ago
Alternatives and similar repositories for ML-Classifiers-on-MCUs
Users that are interested in ML-Classifiers-on-MCUs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- ☆15Jun 28, 2021Updated 5 years ago
- A CircuitPython driver class for the NAU7802 24-bit ADC☆14Mar 30, 2026Updated 4 months ago
- Replaces the 16 DRAM chips with a small module of SRAM☆11Feb 16, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- ☆13Oct 22, 2023Updated 2 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- A digital phase-locked loop implemented on Spartan-6☆14Jul 10, 2018Updated 8 years ago
- HfO2 Ferroelectric Capacitor VerilogA Compact Model for Circuit Simulation☆16Jul 7, 2026Updated last month
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA☆14Sep 12, 2019Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- Architecture for RRAM multilevel programming☆18Sep 6, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆17Mar 25, 2021Updated 5 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆25Jan 13, 2021Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆16Nov 4, 2022Updated 3 years ago
- 基于GMM与MFCC特征进行数字0-9的语音识别，GMM，MFCC，语音识别，中文数据，sklearn，Digital Voice Recognition。☆18Jun 21, 2022Updated 4 years ago
- 对一个简单的c语言文法完整实现了前端和后端，编译完成可得到8086指令集所支持的目标代码☆16Dec 29, 2016Updated 9 years ago
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆22Updated this week
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- Comprehensive numerical modeling of filamentary RRAM devices including voltage ramp-rate and cycle-to-cycle variations☆25Apr 4, 2024Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆25Jun 27, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A collection of possible interview questions for ASIC PD position☆27Nov 12, 2020Updated 5 years ago
- A scalable FeFET compact model☆29Apr 21, 2022Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- HW accelerator mapping optimization framework for in-memory computing☆29Jun 3, 2025Updated last year
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆32Mar 21, 2017Updated 9 years ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆43Updated this week
- ☆39Jul 11, 2022Updated 4 years ago