Gluttton / PslRK
Peak sidelobe (PSL) level of binary sequences research kit. Mirror of gitlab repo: https://gitlab.com/Gluttton/PslRK .
☆12Updated last year
Alternatives and similar repositories for PslRK:
Users that are interested in PslRK are comparing it to the libraries listed below
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆24Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- MATLAB-based FIR filter design☆52Updated 4 months ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- MATLAB toolbox for ADI high speed converter products☆19Updated this week
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆25Updated 3 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- GNURadio implementation of the lazy Viterbi algorithm☆12Updated 4 years ago
- Miniature 8GHz FMCW Radar☆11Updated 8 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆21Updated 5 years ago
- The source codes of the fast x86 LDPC decoder published☆25Updated 4 years ago
- MATLAB toolbox for ADI transceiver products☆59Updated last month
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆64Updated last year
- FuseSoc Verification Automation☆22Updated 2 years ago
- ☆26Updated 7 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆13Updated 4 years ago
- Repository containing the DSP gateware cores☆12Updated 4 months ago
- MATLAB implementations for SDR for Engineers textbook☆58Updated 6 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- Phased Array Radar☆11Updated 12 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆27Updated 4 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Using Software Designed Radio to transmit & receive FM signal☆43Updated 6 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆11Updated 4 years ago
- OFDM implemented in MATLAB for USRP radios with MAC Layer☆43Updated 10 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year