Gluttton / PslRKLinks
Peak sidelobe (PSL) level of binary sequences research kit. Mirror of gitlab repo: https://gitlab.com/Gluttton/PslRK .
☆12Updated 2 years ago
Alternatives and similar repositories for PslRK
Users that are interested in PslRK are comparing it to the libraries listed below
Sorting:
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago
- MATLAB toolbox for ADI high speed converter products☆23Updated last month
- IEEE 802.16 OFDM-based transceiver system☆24Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 5 years ago
- MATLAB-based FIR filter design☆56Updated 8 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- MATLAB implementations for SDR for Engineers textbook☆58Updated 6 years ago
- The source codes of the fast x86 LDPC decoder published☆26Updated 4 years ago
- ☆24Updated 5 years ago
- Open Component Portability Infrastructure☆61Updated 4 years ago
- OFDM implemented in MATLAB for USRP radios with MAC Layer☆44Updated 11 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆69Updated last year
- HDL code for a complex multiplier with AXI stream interface☆17Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC