fkokosinski / pdp1-playground

Related projects ⓘ

Alternatives and complementary repositories for pdp1-playground

• antmicro / renode-test-action
  GitHub Action allowing to run tests in the Renode framework
  ☆16Updated last month
• antmicro / pyrav4l2
  Pythonic, Really Awesome V4L2 utility
  ☆18Updated 9 months ago
• antmicro / kenning
  ☆56Updated last week
• pieter3d / simview
  ☆76Updated 8 months ago
• GuzTech / vivado-picorv32
  A Vivado IP package of the PicoRV32 RISC-V processor
  ☆13Updated 4 years ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated last week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• jazvw / chip_art
  Convert an image to a GDS format for inclusion in a zerotoasic project
  ☆13Updated 2 years ago
• tinyfpga / TinyFPGA-EX
  Small, but powerful FPGA development board based on the Lattice ECP5.
  ☆72Updated 5 years ago
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆28Updated 6 years ago
• Wren6991 / asciiwave
  Turn WaveDrom timing diagrams into ASCII art
  ☆148Updated 8 months ago
• martonbognar / vcdvis
  VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.
  ☆25Updated 3 months ago
• ernstblecha / vcd2tikztiming
  converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams
  ☆16Updated 3 years ago
• apytypes / apytypes
  APyTypes - Algorithmic data types for Python
  ☆12Updated this week
• craigjb / fuse-zynq
  Generate Zynq configurations without using the vendor GUI
  ☆30Updated last year
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆18Updated 2 years ago
• VUnit / tdd-intro
  Example of Test Driven Design with VUnit
  ☆14Updated 3 years ago
• YosysHQ / setup-oss-cad-suite
  Set up your GitHub Actions workflow with a OSS CAD Suite
  ☆14Updated 8 months ago
• TheMightyDuckOfDoom / liberty74
  A Fully Open-Source Verilog-to-PCB Flow
  ☆17Updated 4 months ago
• toem / impulse.vscode
  impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…
  ☆28Updated 3 years ago
• mattvenn / gtkwave-python-filter-process
  ☆29Updated 3 years ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆107Updated last month
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆111Updated last year
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆55Updated last year
• LudwigCRON / undulate
  ☆35Updated 2 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆47Updated 9 months ago
• rodrigomelo9 / FOSS-for-FPGAs
  A getting started presentation (with examples) about how to use FLOSS for FPGA development.
  ☆35Updated last year
• icebreaker-fpga / icebreaker-migen-examples
  This repository contains icebreaker examples for migen.
  ☆12Updated 5 years ago
• wd5gnr / tbgen
  Generate testbench for your verilog module.
  ☆12Updated 6 years ago
• rftafas / stdcores
  Standard and Curated cores, tested and working.
  ☆11Updated last year