Alternatives and similar repositories for llvm-leg

Users that are interested in llvm-leg are comparing it to the libraries listed below

• frasercrmck / llvm-leg
  ☆111Updated 4 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆48Updated 2 weeks ago
• Jonathan2251 / lbd
  ☆380Updated 2 weeks ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆125Updated 4 years ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆273Updated last year
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆65Updated last year
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆88Updated 5 months ago
• periscop / cloog
  The CLooG Code Generator in the Polyhedral Model
  ☆51Updated 2 years ago
• wsmoses / Tapir-LLVM
  Tapir extension to LLVM for optimizing Parallel Programs
  ☆135Updated 5 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆116Updated last year
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated last week
• ychen306 / vegen
  ☆30Updated 2 years ago
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆266Updated this week
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆119Updated 5 years ago
• Meinersbur / isl
  Integer Set Library (source repository: http://repo.or.cz/w/isl.git)
  ☆72Updated 6 months ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆71Updated 2 months ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• openhwgroup / corev-llvm-project
  ☆17Updated last year
• nael8r / How-To-Write-An-LLVM-Register-Allocator
  This repository contains a tutorial for a quick start in how to write a register allocator using LLVM
  ☆278Updated 6 years ago
• mangpo / greenthumb
  ☆88Updated 3 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆142Updated 5 years ago
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 4 years ago
• llvm / llvm-test-suite
  ☆198Updated this week
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆97Updated 2 weeks ago
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆52Updated 5 months ago
• rems-project / rmem
  rmem public repo
  ☆46Updated 3 months ago
• Meinersbur / ppcg
  Polyhedral Parallel Code Generation (source repository: http://repo.or.cz/ppcg.git)
  ☆127Updated 3 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated last month
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆67Updated 9 months ago