adumont / hrm-cpu
Human Resource Machine - CPU Design #HRM
☆75Updated 4 years ago
Alternatives and similar repositories for hrm-cpu:
Users that are interested in hrm-cpu are comparing it to the libraries listed below
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 6 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆53Updated 8 years ago
- Standalone C compiler for RISC-V and ARM☆83Updated 11 months ago
- What's the simplest CPU you can build?☆34Updated 10 years ago
- ☆42Updated 4 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- This is a higan/Verilator co-simulation example/framework☆49Updated 6 years ago
- Version 2 of my Crazy Small CPU☆69Updated 6 years ago
- Enigma in FPGA☆29Updated 5 years ago
- A bit-serial CPU☆18Updated 5 years ago
- 💻 A 5-stage pipeline MIPS CPU design in Haskell.☆36Updated 4 years ago
- A pipelined brainfuck softcore in Verilog☆18Updated 10 years ago
- CHIP-8 console on FPGA☆192Updated 6 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 4 months ago
- 16 bit RISC-V proof of concept☆23Updated 6 months ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- TIS-100 CPU in VHDL☆12Updated 9 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 3 weeks ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆45Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A reimplementation of a tiny stack CPU☆82Updated last year
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year