Human Resource Machine - CPU Design #HRM
☆80Jul 26, 2025Updated 7 months ago
Alternatives and similar repositories for hrm-cpu
Users that are interested in hrm-cpu are comparing it to the libraries listed below
Sorting:
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Made a CPU in Logisim when I was 14 (2009), and wrote a naive assembler and compiler for it in Flash. The CPU's design is inspired by Don…☆10Sep 30, 2016Updated 9 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Icestudio Collection to drive displays from Open Source FPGAs☆20Jun 28, 2024Updated last year
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- 西安电子科技大学本科生毕业设计（论文）LaTeX模板☆11Jun 7, 2016Updated 9 years ago
- Forwarding repository for @blurymind/YarnClassic☆10Sep 15, 2022Updated 3 years ago
- Icestudio Pixel Stream collection☆58Jun 1, 2018Updated 7 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 6 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- ☆11Dec 14, 2017Updated 8 years ago
- An implementation of the Xerox IFS protocol suite☆12Oct 3, 2023Updated 2 years ago
- This is the official repository for the STEMFIE App. STEMFIE is a construction set toy made with FreeCAD, similar to LEGO Technic.☆13Jan 30, 2025Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Proof-of-concept software for a low-cost correlated antenna array using inexpensive RTL-SDR dongles and single-board computers☆14Jun 29, 2017Updated 8 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- A simple GPU on a TinyFPGA BX☆81Sep 3, 2018Updated 7 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 6 years ago
- A collection of fun logic puzzles solved in Prolog, demonstrating the power of logic programming for solving complex reasoning problems.☆21Jul 26, 2025Updated 7 months ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 4 years ago
- PonyTown Client For Windows☆12Sep 19, 2016Updated 9 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- An experimental CPU design☆14Feb 9, 2020Updated 6 years ago
- Human Assembler☆13Feb 20, 2022Updated 4 years ago
- Register access layer in Rust for all STM32 microcontrollers☆34Jul 10, 2022Updated 3 years ago
- OpenFPGA☆34Mar 12, 2018Updated 7 years ago