Hyperdimensional Computing for Electromyography-based Hand Gesture Recognition
☆18Mar 18, 2017Updated 8 years ago
Alternatives and similar repositories for HDC-EMG
Users that are interested in HDC-EMG are comparing it to the libraries listed below
Sorting:
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆36Jan 28, 2017Updated 9 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Domain-Agnostic Supervised Learning with Hyperdimensional Computing☆13Jun 14, 2024Updated last year
- ☆12Jul 24, 2018Updated 7 years ago
- ☆13May 10, 2018Updated 7 years ago
- This codes presents examples of constructing primitives for data structures with Hyperdimensional Computing/Vector Symbolic Architectures☆15Jun 4, 2021Updated 4 years ago
- An automated HDC platform☆11Updated this week
- An EMG Gesture Recognition System with Flexible High-Density Sensors and Brain-Inspired High-Dimensional Classifier☆20Feb 8, 2018Updated 8 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A simple script to plot the Roofline model for given HW platforms and applications☆10Aug 22, 2024Updated last year
- This repository contain the code we used to divide NinaPro database 5 into train set and test set☆11Mar 14, 2019Updated 6 years ago
- Collection of Hyperdimensional Computing Projects☆377Apr 9, 2022Updated 3 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- Memory experiments with LLMs☆10Mar 31, 2023Updated 2 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- C++ code for implementations of the temporal Gillespie algorithm.☆11Feb 16, 2019Updated 7 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- ☆10Apr 21, 2025Updated 10 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆15Feb 16, 2024Updated 2 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Vector Symbolic Architecture library☆11Feb 28, 2026Updated last week
- Code release for "MORE: Multi-mOdal REtrieval Augmented Generative Commonsense Reasoning"☆11Oct 11, 2024Updated last year
- Math library for JavaScript 2D/3D graphics rendering.☆11Aug 30, 2025Updated 6 months ago
- Implementation of uniformity tests on the circle and (hyper)sphere, with a C++ core. The package allows the replication of the data appli…☆11Dec 11, 2025Updated 2 months ago
- A new multi-task learning framework using Vision Transformers☆11Jun 19, 2024Updated last year
- 当前目标检测学习主要通过看论文跑模型，对基本原理却是一知半解，为了让该领域人员更好的深入研究好学习，发起了学习目标检测的习题集。☆11Mar 31, 2020Updated 5 years ago
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- BCGNet: Deep Learning Toolbox for BCG Artifact Reduction☆17Sep 30, 2025Updated 5 months ago
- Scalable Nearest Neighbor Algorithms for High Dimensional Data☆10May 10, 2019Updated 6 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago