CXL Memory Resource Kit top-level repository
☆20Dec 13, 2023Updated 2 years ago
Alternatives and similar repositories for cxl-reskit
Users that are interested in cxl-reskit are comparing it to the libraries listed below
Sorting:
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆19Nov 17, 2022Updated 3 years ago
- ☆18May 16, 2022Updated 3 years ago
- Contain some materials about CXL.☆20Feb 29, 2024Updated 2 years ago
- CXL Memory Resource Kit top-level repository☆63Oct 31, 2022Updated 3 years ago
- This repo hosts the famfs kernel patch sets as branches☆11Jan 18, 2026Updated last month
- Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony☆34May 29, 2024Updated last year
- ☆18Feb 22, 2023Updated 3 years ago
- SMDK, Scalable Memory Development Kit, is developed for Samsung CXL(Compute Express Link) Memory Expander to enable full-stack Software-D…☆314Dec 9, 2024Updated last year
- Low level algorithms for persistent memory.☆16Feb 9, 2021Updated 5 years ago
- Canvas: Isolated and Adaptive Swapping for Multi-Applications on Remote Memory☆38Apr 19, 2023Updated 2 years ago
- Source code for the FAST '23 paper “MadFS: Per-File Virtualization for Userspace Persistent Memory Filesystems”☆46Mar 5, 2023Updated 3 years ago
- ☆21Jul 11, 2024Updated last year
- A collection of awesome researchers and papers about disaggregated memory.☆182Feb 28, 2026Updated last week
- The Artifact Evaluation Version of SOSP Paper #19☆54Aug 19, 2024Updated last year
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆48Mar 31, 2022Updated 3 years ago
- This is a repo listing papers/blogs/news related to CXL. Let's take the leap to Next-Gen memory system with the awesome CXL☆21Jul 10, 2024Updated last year
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆20Aug 2, 2023Updated 2 years ago
- Passive Disaggregated Persistent Memory at USENIX ATC 2020.☆51Nov 2, 2020Updated 5 years ago
- https://rs3lab.github.io/SynCord/☆26Nov 23, 2022Updated 3 years ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆220Oct 13, 2024Updated last year
- ☆26Mar 31, 2022Updated 3 years ago
- ☆26Jul 8, 2021Updated 4 years ago
- ☆115Jun 9, 2023Updated 2 years ago
- Scaling Up Memory Disaggregated Applications with SMART☆34Apr 23, 2024Updated last year
- ☆70Feb 13, 2022Updated 4 years ago
- ☆36Mar 28, 2023Updated 2 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆32Jan 13, 2022Updated 4 years ago
- ☆76May 30, 2023Updated 2 years ago
- Heterogeneous Memory Software Development Kit☆91Jan 7, 2026Updated 2 months ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated last month
- PEP-DNA: a Performance Enhancing Proxy for Deploying Network Architectures☆10Jun 19, 2024Updated last year
- A Progam-Behavior-Guided Far Memory System☆36Oct 26, 2023Updated 2 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Benchmark Suite for RDMA Performance Isolation☆41Sep 5, 2023Updated 2 years ago
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆131Updated this week
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- this folder contains different algorithms implemented on FPGA☆10Dec 30, 2023Updated 2 years ago
- CompCertX features to be merged into CompCert☆10Jan 2, 2018Updated 8 years ago
- Docker image for NS-3 Network Simulator v.3.30☆13Apr 11, 2021Updated 4 years ago