Alternatives and similar repositories for cxl-reskit

Users that are interested in cxl-reskit are comparing it to the libraries listed below

• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆48Updated last year
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆57Updated 2 years ago
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆19Updated 2 years ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆29Updated last year
• lingfenghsiang / Persistent-Memory-Study
  ☆26Updated 3 years ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆50Updated last year
• Compute-Express-Link / CXLPapers
  ☆108Updated 2 years ago
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆47Updated 3 years ago
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆205Updated 10 months ago
• skhynix / hmsdk
  Heterogeneous Memory Software Development Kit
  ☆82Updated 7 months ago
• cloudarxiv / emucxl
  ☆16Updated last year
• TheNetAdmin / LENS-VANS
  Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]
  ☆33Updated 3 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆164Updated last week
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 3 years ago
• yale-nova / mind
  MIND: In-Network Memory Management for Disaggregated Data Centers
  ☆43Updated 3 weeks ago
• skkucsl / aios
  ☆44Updated 4 years ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆28Updated last year
• SymbioticLab / Leap
  Prefetching and efficient data path for memory disaggregation
  ☆67Updated 5 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• Dantali0n / OpenCSD
  OpenCSD: eBPF Computational Storage Device (CSD) for Zoned Namespace (ZNS) SSDs in QEMU
  ☆61Updated last year
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆46Updated 3 weeks ago
• spypaul / MQSim_CXL
  ☆72Updated 2 years ago
• thustorage / lambda-io
  λ-IO: a unified I/O stack for computational storage [FAST'23]
  ☆76Updated 3 months ago
• WukLab / pDPM
  Passive Disaggregated Persistent Memory at USENIX ATC 2020.
  ☆52Updated 4 years ago
• SJTU-IPADS / librdpma
  ☆26Updated 4 years ago
• aliireza / ddio-bench
  Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks
  ☆95Updated 3 years ago
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆59Updated last year
• ANLAB-KAIST / dilos
  Source code for "DiLOS: Do Not Trade Compatibility for Performance in Memory Disaggregation (EuroSys'23)"
  ☆18Updated 2 years ago