cxl-micron-reskit / cxl-reskit

Related projects ⓘ

Alternatives and complementary repositories for cxl-reskit

• project-kona / asplos21-ae
  ☆29Updated 3 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆72Updated 2 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆35Updated 8 months ago
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆41Updated 2 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 2 years ago
• fastmove-open / fastmove
  ☆17Updated last year
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆27Updated last week
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆36Updated 4 years ago
• FAST-UIUC / iat-pqos
  Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities
  ☆15Updated 2 years ago
• aliireza / slice-aware
  Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
  ☆39Updated 5 years ago
• Sys-KU / AutoTiering
  Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)
  ☆43Updated 2 years ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆24Updated 6 months ago
• aliireza / ddio-bench
  Reexamining Direct Cache Access to Optimize I/O Intensive Applications for Multi-hundred-gigabit Networks
  ☆84Updated 3 years ago
• sjp38 / masim
  memory access workload simulator
  ☆20Updated last month
• NetSys / disaggregation
  ☆20Updated 7 years ago
• Dantali0n / OpenCSD
  OpenCSD: eBPF Computational Storage Device (CSD) for Zoned Namespace (ZNS) SSDs in QEMU
  ☆57Updated last year
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆26Updated 11 months ago
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆19Updated last year
• basicthinker / ThyNVM
  ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…
  ☆29Updated 7 years ago
• lingfenghsiang / Persistent-Memory-Study
  ☆25Updated 2 years ago
• uclasystem / hermit
  Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony
  ☆32Updated 5 months ago
• rs3lab / SynCord
  https://rs3lab.github.io/SynCord/
  ☆21Updated last year
• cxl-micron-reskit / famfs
  This is the user space repo for famfs, the fabric-attached memory file system
  ☆36Updated last week
• acsl-technion / spin
  ☆40Updated 7 years ago
• spcl / redmark
  ReDMArk: Bypassing RDMA Security Mechanisms.
  ☆37Updated 4 years ago
• agsiddharth / CAL-DPDK-GEM5
  Modifications to GEM5 for running kernel bypass networking. (DPDK)
  ☆15Updated last year
• cslab-ntua / DaxVM-micro2022
  A new memory mapping interface for efficient direct user-space access to byte-addressable storage, published in MICRO2022.
  ☆14Updated 2 years ago
• TheNetAdmin / LENS-VANS
  Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]
  ☆33Updated 2 years ago
• rs3lab / TCLocks
  Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"
  ☆10Updated 2 weeks ago