☆17Jan 7, 2025Updated last year
Alternatives and similar repositories for matlab
Users that are interested in matlab are comparing it to the libraries listed below
Sorting:
- 人车孪生☆25Feb 5, 2026Updated 3 weeks ago
- 交通大模型☆21Jul 9, 2025Updated 7 months ago
- 前后端☆28Feb 6, 2026Updated 3 weeks ago
- 智能驾驶仿真端☆26Jun 23, 2024Updated last year
- 控制：运动的生物力学☆31Jan 17, 2026Updated last month
- 人车模拟器☆439Updated this week
- Matlab/Simulink interface. Easily create Simulink models from a Matlab script.☆23Jul 13, 2020Updated 5 years ago
- 使用深度强化学习解决视觉跟踪和视觉导航问题☆27Mar 18, 2021Updated 4 years ago
- 无人机文档☆33Updated this week
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- 用于东北师大信科学院2022春季学期Python课程作业提交☆12Jun 23, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Collection of miscellaneous shared utils for Matlab☆37Jan 13, 2026Updated last month
- Public malware techniques used in the wild: Virtual Machine, Emulation, Debuggers, Sandbox detection.☆18Mar 22, 2020Updated 5 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 3 months ago
- Tinkering with Scala while reverse engineering Clausewitz (Europa Universalis 4).☆12Sep 14, 2024Updated last year
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- A wrapper around Windows, calls explicitly the lowest possible calls☆14Jan 19, 2023Updated 3 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Optimized MDNet for fast object tracking☆10Apr 10, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- ☆14Jan 22, 2026Updated last month
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆13Sep 5, 2023Updated 2 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- A python plugin integrated into Carla Simulator for emulate cyber-attack over the CAN-Bus (https://carla.org/)☆15Apr 26, 2021Updated 4 years ago
- ☆10Oct 18, 2024Updated last year
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- 模拟器引擎☆19Dec 22, 2025Updated 2 months ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- 轨迹跟踪控制算法研究☆10Jul 5, 2017Updated 8 years ago