Alternatives and similar repositories for EndOfWeb

Users that are interested in EndOfWeb are comparing it to the libraries listed below

• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆183Updated 2 years ago
• supojui / NYCU-ICLAB-2023-FALL
  ☆9Updated last year
• mediaic / VLSI_Lab2
  RTL + Verfication + Synthesis + APR
  ☆11Updated 7 years ago
• ypctw / ICDC-undergrad
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆17Updated 3 years ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆125Updated 10 months ago
• DVLab-NTU / qsyn
  A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits
  ☆188Updated this week
• kevin861222 / NYCU-ICLAB-2024-Spring
  超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理
  ☆88Updated 3 months ago
• berkeley-abc / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆1,017Updated this week
• XDEv11 / ICLAB-2022-FALL
  ☆37Updated 2 years ago
• awds0318 / 2024-Spring-NYCU-ICLAB
  交大電子所-積體電路實驗設計-李鎮宜教授
  ☆10Updated 10 months ago
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆32Updated 9 months ago
• coherent17 / 2024-ICCAD-Problem-B
  Power and Timing Optimization Using MBFF
  ☆17Updated last month
• NCTUTHEBEST / ICLAB_2023_FALL
  紀錄一下自己寫過的所有Lab
  ☆32Updated last year
• NTUEELightDance / LightDance-Editor
  LightDance editor for choreographing and controlling.
  ☆27Updated this week
• derek8955 / ic_contest
  IC Contest
  ☆37Updated 2 years ago
• HHHUUUGGGOOO / 2022_CVSD_Final
  Polar Decoder
  ☆11Updated 2 years ago
• Ni-ChiTing / IC_contest_cell_based_design
  ☆13Updated 4 years ago
• BoooC / NYCU_ICLAB_2024_FALL
  ☆24Updated 6 months ago
• lol0963332320 / ICLAB
  ☆12Updated 2 years ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆464Updated this week
• ncku-vlsilab / 2024-FPGA-System-Design
  ☆10Updated last year
• The-OpenROAD-Project / OpenROAD
  OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
  ☆2,064Updated this week
• zxc31070109 / ICLAB2022FALL
  國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授
  ☆13Updated 2 years ago
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆488Updated 2 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆444Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆649Updated last month
• Multimedia-Processing / Digital-Logic-Design
  透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
  ☆18Updated last year
• 02stevenyang850527 / CVSD
  Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring
  ☆18Updated 6 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆442Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆792Updated last week