ChinaQMTECH / ZYNQ_BAJIE_BOARD

Related projects ⓘ

Alternatives and complementary repositories for ZYNQ_BAJIE_BOARD

• lambdaconcept / usbsniffer
  Gateware for USB2Sniffer
  ☆25Updated 3 years ago
• ChinaQMTECH / ZYJZGW_ZYNQ_STARTER_KIT
  ☆11Updated 3 years ago
• amaranth-farm / ch569-hspi-fpga
  Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA
  ☆27Updated 2 years ago
• openwch / ch569
  SDK sch&layout reference design and datasheet documention
  ☆53Updated 9 months ago
• ChinaQMTECH / QMTECH_XC7K325T_CORE_BOARD
  ☆35Updated 2 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆28Updated 4 years ago
• iDoka / mastering-fpgasic-book
  Mastering FPGASIC Book
  ☆18Updated 2 years ago
• ADA007 / FTDI_User_Area_Writer
  FTDI EEPROM User Area Writer For Xilinx JTAG Programmer
  ☆12Updated 10 years ago
• kholia / xvc-esp32
  Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.
  ☆78Updated 3 years ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆25Updated 2 years ago
• vanbwodonk / ft2232hl-jtag-clone
  Digilent JTAG clone hardware + eeprom firmware (.bin)
  ☆60Updated 2 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆58Updated 5 years ago
• gtortone / esp-xvcd
  ESP8266 Xilinx Virtual Cable - wifi JTAG
  ☆39Updated 3 years ago
• aprgl / fx3
  USB interface for FPGA using a the Cypress FX3
  ☆12Updated 4 years ago
• rgwan / open-ec
  Opensource embedded controller firmware for sipeed boards.
  ☆33Updated 5 years ago
• kholia / xvc-esp8266
  ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!
  ☆22Updated 3 years ago
• openXC7 / xc7k325t-blinky-nextpnr
  ☆43Updated last year
• Postlast / USB-Blaster_STM32f1
  The program for USB-Blaster Chinese version on STM32 works with
  ☆30Updated 7 years ago
• libc0607 / ch552-ag1k-msd
  Load bitstream to AG1K series FPGA using CH552
  ☆12Updated 2 years ago
• Leungfung / ebaz4205_hw
  ☆74Updated 5 years ago
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago
• deanm1278 / FPGA_SWD
  fpga co-processor for faster SWD programming
  ☆16Updated 7 years ago
• Stanlazy / 7z010_ddr
  4-Layer XC7Z010 DDR3 Layout
  ☆14Updated 2 years ago
• circuitvalley / mipi_dsi_bridge_fpga
  Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com
  ☆103Updated 6 months ago
• Icenowy / USB-Blaster-GCC
  Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.
  ☆41Updated 5 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆40Updated last year
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆40Updated 7 months ago
• metro94 / RV-DAP-Plus
  ☆25Updated 3 years ago
• gtjennings1 / UPDuino-OV7670-Camera
  Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module
  ☆21Updated 6 years ago
• DangerousPrototypes / Bus_Blaster
  ☆50Updated last year