Alternatives and similar repositories for RISC-V-Assembly-Introductory-Exercises

Users that are interested in RISC-V-Assembly-Introductory-Exercises are comparing it to the libraries listed below

• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆80Updated 2 weeks ago
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆153Updated 4 months ago
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆111Updated last week
• xarc / harv
  HARV - HArdened Risc-V
  ☆15Updated 3 years ago
• idanw / Verilog-Pac-Man
  Verilog implementation of Pac-Man made for a class's final project
  ☆19Updated 13 years ago
• miree / gvi
  GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.
  ☆16Updated 10 months ago
• TinyTapeout / tt06-verilog-template
  Submission template for Tiny Tapeout 6 - Verilog HDL Projects
  ☆35Updated last year
• Learning-Chips-Lab / OpenEye
  The Open Source Hardware Accelerator for Efficient Neural Network Inference
  ☆49Updated last week
• riadhbenabdelhamid / BRISKI
  BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …
  ☆29Updated 2 months ago
• Fraunhofer-IMS / airisc_core_complex
  Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
  ☆101Updated 7 months ago
• efabless / clear
  ☆72Updated last year
• Ludini1 / minimal-risc-v-cpu
  ☆12Updated 4 years ago
• arm-university / System-on-Chip-Design-with-Arm-Cortex-M-Processors
  A reference book on System-on-Chip Design
  ☆40Updated 7 months ago
• georgeyhere / Toast-RV32i
  Pipelined RISC-V RV32I Core in Verilog
  ☆41Updated 2 years ago
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 10 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆110Updated last week
• zeroasiccorp / ebrick-demo
  Demo: how to create a custom EBRICK
  ☆25Updated last year
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆66Updated last year
• wyvernSemi / riscV
  Open source ISS and logic RISC-V 32 bit project
  ☆60Updated 3 weeks ago
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆118Updated 2 years ago
• zlagpacan / 437_OoO
  Dual-Core Out-of-Order MIPS CPU Design
  ☆19Updated 9 months ago
• efabless / chipcraft---mest-course
  ☆37Updated 6 months ago
• nematoli / SPI-FPGA-VHDL
  SPI Master and Slave components to be used in all of FPGAs, written in VHDL.
  ☆45Updated 5 years ago
• lowRISC / sunburst-chip
  An open silicon CHERIoT Ibex microcontroller chip
  ☆18Updated 8 months ago
• TinyTapeout / tt09-verilog-template
  Submission template for Tiny Tapeout 9 - Verilog HDL Projects
  ☆14Updated last year
• pulp-platform / svase
  ☆33Updated last year
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆134Updated 4 months ago
• HDLForBeginners / Examples
  ☆118Updated 2 years ago
• MohamedEhab13 / Pipelined-RISC-V-Verification-using-UVM
  ☆13Updated last year
• aignacio / nox
  RISC-V Nox core
  ☆71Updated 6 months ago