Hashed Lookup Table based Matrix Multiplication (halutmatmul) - Stella Nera accelerator
☆215Dec 10, 2023Updated 2 years ago
Alternatives and similar repositories for halutmatmul
Users that are interested in halutmatmul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Jul 24, 2023Updated 3 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- A Rust library to deconstruct DNS SPF records☆17Apr 20, 2026Updated 6 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆60Feb 9, 2024Updated 2 years ago
- Repository for the QUIK project, enabling the use of 4bit kernels for generative inference - EMNLP 2024☆186Apr 16, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Algebraic enhancements for GEMM & AI accelerators☆297Feb 28, 2025Updated last year
- Fun with wgpu: Simulating slime mold☆24Aug 22, 2024Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 23, 2026Updated 2 weeks ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆99Jan 5, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆42May 17, 2022Updated 4 years ago
- ☆10Nov 30, 2023Updated 2 years ago
- Fast Emulation of Approximate ViT models in PyTorch☆13Feb 13, 2024Updated 2 years ago
- This is not an Objective-C project. Meproc is a cross-platform process management and supervision service written in Melang.☆25Dec 15, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- ☆32Mar 31, 2025Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆53May 20, 2026Updated 5 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- Train and deploy LUT-based neural networks on FPGAs☆124Jun 12, 2024Updated 2 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆183Aug 12, 2025Updated last year
- ☆23Sep 11, 2026Updated last month
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Official Implementation of "CheckEmbed: Effective Verification of LLM Solutions to Open-Ended Tasks"☆23Jun 17, 2025Updated last year
- Code for the paper "QMoE: Practical Sub-1-Bit Compression of Trillion-Parameter Models".☆279Nov 3, 2023Updated 3 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- A library for incremental loading of large PyTorch checkpoints☆56Mar 3, 2023Updated 3 years ago
- Deterministic ONNX-to-C compiler for embedded and safety-critical systems, generating static, auditable C code with no dynamic memory or …☆41Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆78Sep 15, 2026Updated last month
- PolyMage is a domain-specific language and optimizing code generator for auto-parallelisation☆14Jul 15, 2016Updated 10 years ago
- A configurable RTL to bitstream FPGA toolchain☆65Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆231Feb 19, 2026Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆16Jan 5, 2021Updated 5 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆195Sep 1, 2026Updated 2 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆57Jan 13, 2025Updated last year
- JTAG Controller Abstraction Library☆15Nov 9, 2016Updated 9 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆22Aug 19, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆805Sep 15, 2026Updated last month