synflow / ngDesign

Related projects: ⓘ

• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆95Updated 5 years ago
• google / autopiper
  ☆46Updated 8 years ago
• kmonachopoulos / Spacecraft-Multicore-Emulator
  Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor
  ☆49Updated 5 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆59Updated 4 years ago
• ucb-bar / rocket
  ☆122Updated this week
• polysome / aggregate-1
  An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T
  ☆141Updated 8 years ago
• adapteva / epiphany-sdk
  Epiphany SDK build scripts (start here!)
  ☆125Updated 4 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• adapteva / epiphany-examples
  Simple examples showing how to program the Epiphany
  ☆85Updated 4 years ago
• parallella / parallella-utils
  Library of various community contributed Parallella board admin scripts and programs
  ☆39Updated 7 years ago
• jbush001 / NyuziToolchain
  Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
  ☆62Updated last year
• parallella / parallella-linux
  Linux Kernel forked from ADI (with latest ADI HDMI drivers)
  ☆68Updated 5 years ago
• VectorBlox / orca
  ☆234Updated this week
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆165Updated 6 years ago
• parallella / parallella-uboot
  Official U-Boot package for Parallella
  ☆41Updated 9 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆47Updated 7 years ago
• VectorBlox / mxp
  ☆29Updated this week
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 5 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 4 years ago
• ATaylorCEngFIET / Parallella-Chronicles
  Source code form the Parallella Chronicles Blog
  ☆15Updated 9 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆55Updated 4 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆45Updated 7 years ago
• adapteva / epiphany-gcc
  GCC for Epiphany
  ☆16Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆38Updated 8 years ago
• coduin / epiphany-bsp
  BSP implementation for the Parallella; the world's smallest supercomputer
  ☆27Updated 7 years ago
• atgreen / ggx
  How To Retarget the GNU Toolchain in 21 Patches
  ☆82Updated 9 years ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆230Updated 5 years ago
• browndeer / coprthr
  The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)
  ☆94Updated 8 years ago
• rongarret / clmm
  An exercise in cryptographic minimlism
  ☆24Updated 9 years ago
• vxmdesign / buildroot
  My fork of the buildroot system
  ☆17Updated 9 years ago