sirliuyang / myBooksView external linksLinks
☆146Oct 29, 2022Updated 3 years ago
Alternatives and similar repositories for myBooks
Users that are interested in myBooks are comparing it to the libraries listed below
Sorting:
- An abstraction library for building domain-specific intelligent agents based on Large Language Models (LLMs). LLMAgent provides a core ar…☆28Feb 5, 2026Updated last week
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- 給新手的C++教學 at code風景區☆10Apr 21, 2017Updated 8 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Husky-LIO-SAM☆12Feb 23, 2023Updated 2 years ago
- ShipAny Two Document☆17Dec 26, 2025Updated last month
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- vue前端+nodejs后端通讯最简单demo☆11Jan 5, 2023Updated 3 years ago
- Implementation code for: Towards Compact Autonomous Driving Perception with Balanced Learning and Multi-sensor Fusion, IEEE Trans. Intell…☆10May 20, 2024Updated last year
- Browse, set, and submit your RMP works here!☆12Updated this week
- Monorepo blueprint for developer platform☆12Dec 22, 2025Updated last month
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- a simple password manager☆10Jan 31, 2024Updated 2 years ago
- Libraries for PSP2☆12Oct 15, 2015Updated 10 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- ☆10Updated this week
- Vulkan SDK setup for Bazel☆10Jan 23, 2026Updated 3 weeks ago
- 🔈 3D web audio visualiser built with Three.js☆12Jun 24, 2018Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆16Jul 31, 2025Updated 6 months ago
- instance a group of meshes for three.js☆13Jun 22, 2022Updated 3 years ago
- Arduino sketch to control the servos of an RC ornithopter.☆14Apr 26, 2023Updated 2 years ago
- ☆10Sep 20, 2023Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- Raymarched screen space volumetrics in Three.JS, compatible with the pmndrs `postprocessing` library☆11Dec 23, 2023Updated 2 years ago
- Computer Systems: A Programmer's Perspective☆14Aug 29, 2023Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 2023 中国开源年度报告；2023 China Open Source Report☆16May 10, 2024Updated last year
- CUDA Accelerated ORB-SLAM2☆11Sep 7, 2022Updated 3 years ago
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago