JPEG 解碼器 (A JPEG decoder in C++)
☆33Jul 30, 2022Updated 3 years ago
Alternatives and similar repositories for jpeg_decoder
Users that are interested in jpeg_decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Jpeg encoder decoded implemented in C++☆19Jun 16, 2020Updated 5 years ago
- JPEG编解码从零开始实现(python JPEG codec)☆10Jul 29, 2022Updated 3 years ago
- create a standardized JPEG file☆47Mar 14, 2019Updated 7 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- JPEG digital watermark based on modified DCT mid-frequency coefficient.☆21Apr 14, 2018Updated 7 years ago
- Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI S…☆16Dec 30, 2024Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- ☆12Sep 16, 2020Updated 5 years ago
- ☆14Mar 1, 2022Updated 4 years ago
- ☆29May 5, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Collect some IC specs for learning.☆21Jun 25, 2024Updated last year
- FT2232HL JTAG & UART Downloader☆20Jul 18, 2021Updated 4 years ago
- Processing System Makefiles☆16Apr 10, 2025Updated 11 months ago
- Digital Image Processing Algorithms in MATLAB☆12Jun 18, 2018Updated 7 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- ZYNQ-7000 based data transfer through TCP/IP protocol☆12Apr 20, 2023Updated 2 years ago
- Building a simple oscilloscope using FPGA board and PCB.☆21Dec 30, 2020Updated 5 years ago
- ☆14Mar 12, 2019Updated 7 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- This is a simple JPEG decoder written to accompany the JPEG tutorial series on my blog: https://koushtav.me/jpeg/tutorial/2017/11/25/lets…☆17Mar 4, 2019Updated 7 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Automated Testing and Package Uploading☆12Oct 3, 2018Updated 7 years ago
- ☆19Mar 3, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Framework for reading and writing to binary files☆18Jul 13, 2019Updated 6 years ago
- ☆19Jan 6, 2024Updated 2 years ago
- High throughput JPEG decoder in Verilog for FPGA☆264Mar 5, 2022Updated 4 years ago
- ☆25Aug 7, 2023Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆21Apr 12, 2023Updated 2 years ago
- a simple jpeg codec.☆112Nov 10, 2022Updated 3 years ago