DECAfpga / DECA_boardLinks
Documentation and tools related to DECA FPGA board
☆21Updated last year
Alternatives and similar repositories for DECA_board
Users that are interested in DECA_board are comparing it to the libraries listed below
Sorting:
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆133Updated 4 months ago
- Intel Quartus Prime Synthesis Engine for Docker☆51Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆37Updated last year
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆17Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆78Updated 2 years ago
- ☆17Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated last month
- FPGA implementation of a simple scanline based 2d graphics engine☆24Updated 6 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆145Updated 8 months ago
- ☆95Updated 2 years ago
- ☆16Updated 6 months ago
- ☆74Updated 3 weeks ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Test for video output using the ADV7513 chip on a de10 nano board☆52Updated 6 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆18Updated 2 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆40Updated 9 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 5 years ago
- Code to support porting MiST cores to other boards.☆46Updated 3 months ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆39Updated 8 months ago
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆56Updated 2 years ago
- Cyclone V bitstream reverse-engineering project☆125Updated last year
- Simple fixed-cycle SDRAM Controller☆28Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- ☆16Updated last year
- FPGA board support and core ports for MiSTeX☆52Updated 7 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆37Updated 4 months ago