muhammadaldacher / FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7View on GitHub
The project uses a Xilinx Artix-7 FPGA on a Digilent Basys 3 board to design a clock whose seconds, minutes, & hours are displayed on a Quad 7-segment display & can also be displayed on a vga display. Picoblaze processor is used to control the Analog & Digital displays of the clock.
☆22Mar 17, 2019Updated 7 years ago
Alternatives and similar repositories for FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7
Users that are interested in FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆39Nov 14, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Jun 27, 2026Updated last week
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 5 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆13May 12, 2024Updated 2 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆14Dec 29, 2022Updated 3 years ago
- PyCharm Test Project created from Django default tutorial☆13Sep 23, 2015Updated 10 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- 用GIS分析土地公、釋迦牟尼、觀音菩薩、玄天上帝、媽祖及王爺／千歲的信仰熱區☆15Jan 6, 2023Updated 3 years ago
- Roofline prototype for Arm☆14Mar 25, 2024Updated 2 years ago
- ☆20May 26, 2026Updated last month
- Notes about books.☆19Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆15Jan 2, 2021Updated 5 years ago
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 3 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 6 years ago
- Become an expert C++ programmer by solving real-world programming problems☆10Mar 25, 2019Updated 7 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆16Mar 17, 2019Updated 7 years ago
- Nim and awk based bot for Wikipedia☆12Feb 28, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is a Kaggle data mining contest, link: https://www.kaggle.com/c/avazu-ctr-prediction☆11Mar 12, 2015Updated 11 years ago
- Source Code for 'PHP 8 Solutions' by David Powers☆14Oct 26, 2021Updated 4 years ago
- Source Code for 'C++20 Quick Syntax Reference' by Mikael Olsson☆14Apr 16, 2021Updated 5 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- Compiler design project for UE19CS351 @ PES University - documentation and project outline☆11May 3, 2022Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- IoT Projects with Bluetooth Low Energy, published by Packt☆19Jan 30, 2023Updated 3 years ago
- Mirror of https://gerrit.wikimedia.org/g/mediawiki/extensions/CheckUser/☆18Updated this week
- Ruby client for Carrot2 - the open-source document clustering server☆14Apr 8, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LRU-Cache-using-C☆13Mar 25, 2018Updated 8 years ago
- Interpreter for inference rules☆14May 5, 2018Updated 8 years ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- [ARCHIVED] Historical real-time-map project - no longer maintained☆40Jan 5, 2026Updated 6 months ago
- Pynq computer vision examples with an OV5640 camera☆61Mar 30, 2020Updated 6 years ago
- dictd server bindings in go☆10Oct 1, 2016Updated 9 years ago
- ☆15May 18, 2011Updated 15 years ago