anihm136 / chocollvmLinks
Compiler design project for UE19CS351 @ PES University - documentation and project outline
☆11Updated 3 years ago
Alternatives and similar repositories for chocollvm
Users that are interested in chocollvm are comparing it to the libraries listed below
Sorting:
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆54Updated 3 years ago
- My notes for CSE at PESU Bengaluru☆177Updated 9 months ago
- Fast and Efficient Deep Learning Library in C☆17Updated 3 years ago
- A customized RISCV core made using verilog☆19Updated 4 years ago
- Social network analysis of PES twitter☆10Updated 3 years ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆32Updated 4 months ago
- Visual Studio Code Language support for bhailang☆16Updated last year
- https://ve0x10.in/idf-notes-sra/☆12Updated 5 years ago
- ☆33Updated 3 years ago
- Project ideas list for Google Summer of Code.☆16Updated 6 months ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Updated 2 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆45Updated 5 years ago
- Accelerating Deepfake Inference using VCK5000 AI Inference Card☆32Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆29Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- ☆22Updated 4 years ago
- Implementing arithmetic operations as a service because why not.☆12Updated 4 years ago
- PESU Academy WhatsApp Bot for the PESsants and PESts of PES University☆10Updated 3 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆12Updated 4 years ago
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Updated 3 years ago
- A repository containing the source code and observations for the Computer Networks Laboratory course at PES University☆28Updated 4 years ago
- ☆20Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- A 32-bit RISC processor implementation in verilog☆19Updated 6 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Updated 2 years ago
- ☆34Updated 4 years ago