robseb / meta-intelfpgaLinks
Yocto Project BSP meta-layer for Intel (ALTERA) SoC-FPGAs (SoCFPGA) - with step by step guide
☆21Updated last year
Alternatives and similar repositories for meta-intelfpga
Users that are interested in meta-intelfpga are comparing it to the libraries listed below
Sorting:
- mirror of https://review.coreboot.org/libgfxinit.git☆25Updated 11 months ago
- Read-only mirror of https://chromium.googlesource.com/chromiumos/platform/depthcharge/. We don't handle pull requests.☆24Updated this week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆14Updated 3 years ago
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆20Updated 2 months ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Matrix multiplication on multiple Nios II cores☆16Updated 5 years ago
- This implementation of file system is developed by ELM Chan☆16Updated 5 months ago
- ☆18Updated 2 years ago
- nextpnr portable FPGA place and route tool☆20Updated 10 months ago
- Alliance VLSI CAD Tools (LIP6)☆16Updated 4 months ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Enigma in FPGA☆29Updated 6 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆11Updated 3 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18Updated 8 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Updated 5 years ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- DE10-Nano FPGA Configuration from Linux. Software to configure the FPGA portion of the Cyclone V SoC.☆23Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Icarus SIMBUS☆19Updated 5 years ago
- ☆15Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆26Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Parse hardware design information to generate project specific machine configuration☆13Updated last month
- CMod-S6 SoC☆42Updated 7 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆79Updated 3 years ago
- Install Intel FPGA 'Quartus Prime' software on remote servers☆59Updated 5 months ago
- Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…☆100Updated 3 weeks ago