westerndigitalcorporation / corewars-risc-vLinks
Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu
☆14Updated 6 years ago
Alternatives and similar repositories for corewars-risc-v
Users that are interested in corewars-risc-v are comparing it to the libraries listed below
Sorting:
- RISC-V user-mode emulator that runs DooM☆58Updated 6 years ago
- A repository of results for runs of sandsifter on various x86 CPU's☆37Updated 6 years ago
- RISC-V Instruction Set Metadata☆42Updated 7 years ago
- Microcode Updates for the USENIX 2017 paper: Reverse Engineering x86 Processor Microcode☆355Updated 7 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- LLVM backend for dcpu-16 processor☆214Updated 9 years ago
- Trigger the rowhammer bug on ARMv8☆34Updated 6 years ago
- Exploring gate level simulation☆58Updated 9 months ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- ELF reader-writer library for Python3☆67Updated 3 years ago
- Sled System Emulator☆28Updated 3 months ago
- Self-contained minimal example of building an EFI app (under 64 bit Linux atm) without external build dependencies.☆61Updated 4 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- A super simple RV32i JIT, designed for ease of understanding and modification☆87Updated 3 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆91Updated 3 weeks ago
- IPC scripts for access to Intel CRBUS☆121Updated 4 years ago
- (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification☆28Updated 8 years ago
- A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt☆30Updated 5 years ago
- Extract bits from photos☆91Updated 5 years ago
- Tool for automated testing and analysis of Intel x86-64 undocumented instructions in user mode and in the kernel☆46Updated 6 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- ML-based ISA detection (architecture and endianness of binary code/sequences)☆68Updated 2 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆136Updated 6 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆48Updated 3 years ago
- Semi-automatic extraction of data from microscopic images of Masked ROM.☆177Updated 5 years ago
- Mask ROM decoding utilities☆74Updated 2 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Updated 2 weeks ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- Dynamic binary visualization☆43Updated 10 years ago