westerndigitalcorporation / corewars-risc-vLinks
Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu
☆13Updated 6 years ago
Alternatives and similar repositories for corewars-risc-v
Users that are interested in corewars-risc-v are comparing it to the libraries listed below
Sorting:
- Microcode Updates for the USENIX 2017 paper: Reverse Engineering x86 Processor Microcode☆347Updated 6 years ago
- Trigger the rowhammer bug on ARMv8☆33Updated 6 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆133Updated 5 years ago
- Survivors submitted to various CodeGuru Extreme competitions☆23Updated 2 years ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆99Updated 3 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 9 years ago
- Coresight Access Library☆127Updated 2 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- Simple, single-file, dependency-free GDB stub that can be easily dropped in to your project.☆244Updated 2 years ago
- RISC-V user-mode emulator that runs DooM☆54Updated 6 years ago
- Driver to measure vmlaunch latency☆10Updated 3 years ago
- Exploring gate level simulation☆58Updated 4 months ago
- Super scalar Processor design☆21Updated 10 years ago
- Open source implementation of a x86 processor☆323Updated 7 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆132Updated last year
- This repository contains tools to perform modern cache attacks on ARM.☆292Updated 3 years ago
- x86 emulation library☆153Updated 6 months ago
- 32-Bit RISC microprocessor system for FPGA boards☆37Updated 9 months ago
- Migrated to Codeberg☆46Updated 4 years ago
- Diablo is a retargetable link-time binary rewriting framework☆79Updated 4 years ago
- ☆172Updated 3 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆28Updated 4 years ago
- PCIe Screamer - TLPs experiments...☆181Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- ☆15Updated 4 years ago
- A simulator for a simple RISC CPU in C☆48Updated 3 years ago
- Identifying/Extracting various sections of an ELF file☆159Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 6 months ago