Alternatives and similar repositories for corewars-risc-v

Users that are interested in corewars-risc-v are comparing it to the libraries listed below

• RUB-SysSec / Microcode
  Microcode Updates for the USENIX 2017 paper: Reverse Engineering x86 Processor Microcode
  ☆342Updated 6 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 2 years ago
• 0x5ec1ab / rowhammer_armv8
  Trigger the rowhammer bug on ARMv8
  ☆33Updated 6 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆53Updated 6 years ago
• codeguru-il / corewars8086-survivors
  Survivors submitted to various CodeGuru Extreme competitions
  ☆23Updated 2 years ago
• wfeldt / libx86emu
  x86 emulation library
  ☆153Updated 4 months ago
• levex / kernel-qemu-pci
  Creating a custom PCI device in QEMU and a module for it in the Linux kernel.
  ☆94Updated 11 years ago
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆322Updated 7 years ago
• ARM-software / CSAL
  Coresight Access Library
  ☆125Updated 2 weeks ago
• grandemk / qemu_devices
  PCI device for qemu with mmio, pio, dma
  ☆74Updated 8 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 5 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• Wunkolo / OakSim
  Online ARM assembler and emulator
  ☆200Updated 6 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆148Updated 8 years ago
• CPU-THU / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆22Updated last year
• gamozolabs / rv32i_jit
  A super simple RV32i JIT, designed for ease of understanding and modification
  ☆86Updated 2 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆69Updated 4 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 2 months ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆132Updated 5 years ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆104Updated 4 years ago
• isec-tugraz / armageddon
  This repository contains tools to perform modern cache attacks on ARM.
  ☆292Updated 3 years ago
• libcpu / libcpu
  "libcpu" is an open source library that emulates several CPU architectures
  ☆362Updated 3 years ago
• danielkasza / 9444
  9444 RISC-V 64IMA CPU and related tools and peripherals.
  ☆26Updated 4 years ago
• mborgerson / gdbstub
  Simple, single-file, dependency-free GDB stub that can be easily dropped in to your project.
  ☆242Updated 2 years ago
• x86-JTAG-Open-Research / x86-JTAG-Information
  ☆184Updated last month
• pinczakko / BIOS-Disassembly-Ninjutsu-Uncovered
  Copy of the BIOS Disassembly Ninjutsu ("1st Edition") PDF
  ☆283Updated 9 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• archlabo / Frix
  IBM PC Compatible SoC for a commercially available FPGA board
  ☆71Updated 8 years ago
• vusec / tlbdr
  ☆18Updated 2 years ago
• bonfireprocessor / bonfire-cpu
  FPGA optimized RISC-V (RV32IM) implemenation
  ☆34Updated 4 years ago