hdlguy / zcu104_ubuntuView external linksLinks
A project to demonstrate Xilinx MPSOC running Ubuntu
☆20Feb 8, 2026Updated last week
Alternatives and similar repositories for zcu104_ubuntu
Users that are interested in zcu104_ubuntu are comparing it to the libraries listed below
Sorting:
- Bare metal RISC-V hello world in C☆20May 13, 2019Updated 6 years ago
- Show Window proxy settings☆16Oct 19, 2016Updated 9 years ago
- Simple Python script to download the entirety of Wikipedia on a weekly basis.☆13May 2, 2025Updated 9 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated 2 years ago
- Read-only mirror for Trusted Firmware A☆19Feb 6, 2026Updated last week
- Automatically take screenshots of comments!☆10Jan 30, 2022Updated 4 years ago
- ☆15Feb 14, 2012Updated 14 years ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆11Apr 17, 2018Updated 7 years ago
- Source code for DABANGG attack.☆10Mar 26, 2022Updated 3 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆11Sep 9, 2025Updated 5 months ago
- 基于WDK的PCIE驱动程序及测试软件☆44May 9, 2017Updated 8 years ago
- ☆11May 7, 2018Updated 7 years ago
- A Matlab implementation of the paper "geodesic distance descriptors" for 3D non-rigid shape correspondence.☆12Sep 30, 2019Updated 6 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- ☆16May 10, 2019Updated 6 years ago
- Emscripten usage with cmake to generate html webpage from glfw3 application.☆12Mar 15, 2023Updated 2 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- ☆10Apr 13, 2020Updated 5 years ago
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- Bus Pirate 5 Hardware Documentation☆13May 28, 2025Updated 8 months ago
- a tiny configurable assembler for Verilog projects☆11Jul 12, 2021Updated 4 years ago
- all projects of the forth2020 group on page esp32.forth2020.org☆13Oct 9, 2022Updated 3 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆22Aug 31, 2025Updated 5 months ago
- ☆12Apr 17, 2024Updated last year
- ☆17Mar 24, 2024Updated last year
- ☆13Dec 25, 2016Updated 9 years ago
- imported from https://dangerous-prototypes-open-hardware.googlecode.com/svn/branches/pyBusPirate☆15Jul 24, 2020Updated 5 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- ☆12Oct 17, 2024Updated last year
- A scalable MachineForth for PCs, MCUs and FPGAs.☆14Aug 23, 2020Updated 5 years ago
- ☆13Apr 24, 2022Updated 3 years ago