Werni2A / OpenOrCadParserLinks
OpenOrCadParser - FOSS Parser for Cadence OrCAD designs.
☆64Updated last year
Alternatives and similar repositories for OpenOrCadParser
Users that are interested in OpenOrCadParser are comparing it to the libraries listed below
Sorting:
- OpenAllegroParser - FOSS Parser for Cadence Allegro designs.☆52Updated 3 years ago
- JTAG boundary scan debug & test tool.☆164Updated last year
- Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…☆170Updated 3 months ago
- Schematic symbol libraries for FPGAs & microcontrollers.☆102Updated 4 years ago
- C++14 PCB autorouter☆81Updated last year
- Test and measurement hardware abstraction library and protocol decodes. This is the library only. Most users should use scopehal-apps.☆254Updated last week
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆155Updated 4 years ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Updated 4 years ago
- Open source LXI library☆110Updated 6 months ago
- A VXI-11 Instrument Server written in Python☆36Updated 6 months ago
- Converts Altium .SchDoc files into json☆37Updated last year
- Python based IBIS parser☆21Updated 9 months ago
- Tools to make life easier for PCB design with BGA's☆48Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- ECP5 FPGA in an "S7 Mini" form factor☆85Updated 4 years ago
- This is a mirror repository for official CTU CAN FD repository:☆32Updated last month
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆87Updated 10 months ago
- An open-source, cross-platform transmission line simulation tool.☆59Updated last year
- Nitro USB FPGA core☆86Updated last year
- general-cores☆21Updated 3 months ago
- ☆26Updated last year
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Updated last year
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Small footprint and configurable JESD204B core☆49Updated 2 weeks ago
- Altium schematic format documentation, SVG converter and TK viewer☆187Updated 2 years ago
- Small footprint and configurable SATA core☆150Updated 2 weeks ago
- Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS☆98Updated last year
- EDIF netlist checker tool☆26Updated 3 years ago