Alternatives and similar repositories for OpenOrCadParser

Users that are interested in OpenOrCadParser are comparing it to the libraries listed below

• Werni2A / OpenAllegroParser
  OpenAllegroParser - FOSS Parser for Cadence Allegro designs.
  ☆54Updated 3 years ago
• vadmium / python-altium
  Altium schematic format documentation, SVG converter and TK viewer
  ☆192Updated 3 years ago
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆171Updated last year
• vygr / C-PCB
  C++14 PCB autorouter
  ☆82Updated last year
• antmicro / gerber2ems
  Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…
  ☆197Updated last week
• devbisme / KiCad-Schematic-Symbol-Libraries
  Schematic symbol libraries for FPGAs & microcontrollers.
  ☆108Updated 4 years ago
• MaartenBaert / alterpcb-tlinesim
  An open-source, cross-platform transmission line simulation tool.
  ☆60Updated last year
• xesscorp / xess_fp_wizard
  A KiCad wizard to assist you in making footprints for chips having pins around the edges (SOICs, QFPs, etc.) and ball grid arrays (BGAs)
  ☆37Updated 6 years ago
• mattvenn / basic-ecp5-pcb
  Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs
  ☆124Updated 4 years ago
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆54Updated 6 years ago
• BerkeleyLab / XVC-FTDI-JTAG
  Xilinx virtual cable server for generic FTDI 4232H.
  ☆60Updated 2 years ago
• openXC7 / xc7k325t-blinky-nextpnr
  ☆45Updated 3 years ago
• circuitvalley / ultrazed_base_boards
  This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC
  ☆23Updated 7 months ago
• Laksen / kicad-bga-tools
  Tools to make life easier for PCB design with BGA's
  ☆48Updated 5 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆72Updated 8 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆27Updated 3 years ago
• fjullien / migen_litex_tutorials
  ☆117Updated 3 years ago
• joshajohnson / ecp5-mini
  ECP5 FPGA in an "S7 Mini" form factor
  ☆89Updated 4 years ago
• ngscopeclient / scopehal
  Test and measurement hardware abstraction library and protocol decodes. This is the library only. Most users should use scopehal-apps.
  ☆263Updated this week
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆45Updated 4 years ago
• enjoy-digital / litesata
  Small footprint and configurable SATA core
  ☆161Updated 3 weeks ago
• LubomirJagos / FreeCAD-OpenEMS-Export
  Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS
  ☆101Updated 2 years ago
• antmicro / visual-system-designer-app
  Visual System Designer local app
  ☆27Updated 9 months ago
• ECP5-PCIe / ECP5-PCIe
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆102Updated 2 years ago
• russdill / pybis
  Python based IBIS parser
  ☆22Updated last year
• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆141Updated 4 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆244Updated last month
• tmbinc / xvcd
  Xilinx Virtual Cable Daemon
  ☆124Updated 11 months ago
• ultraembedded / openlogicbit
  Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
  ☆161Updated 4 years ago