OpenOrCadParser - FOSS Parser for Cadence OrCAD designs.
☆69Jul 21, 2024Updated 2 years ago
Alternatives and similar repositories for OpenOrCadParser
Users that are interested in OpenOrCadParser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenAllegroParser - FOSS Parser for Cadence Allegro designs.☆57Aug 6, 2022Updated 4 years ago
- Open Source Layouts, Footprints, Schematics, Libraries, ... for Cadence Products☆12Sep 13, 2022Updated 4 years ago
- Cadence Allegro Skills.☆61Jul 10, 2019Updated 7 years ago
- Firmware blobs for various devices supported by Linux-GPIB.☆16Jun 10, 2020Updated 6 years ago
- Auto place components into pcbnew from a centroid file. Useful for maintaining a common board form factor.☆44Apr 21, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 8 years ago
- Vewer enables to display contours in ODB++ format☆20Nov 27, 2017Updated 8 years ago
- u-boot-2017.11 for Phytium soc family, the FT2000plus chipset☆11Oct 20, 2019Updated 6 years ago
- Converter from Allegro to KiCad, and Allegro extract viewer☆17Feb 20, 2020Updated 6 years ago
- Converts Altium .SchDoc files into json☆52Jan 6, 2026Updated 9 months ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆23Mar 26, 2024Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Virtual OXide Emulation Lab☆21Updated this week
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- 在 FreeRTOS 上使用 POSIX 接口，使用POSIX接口作为嵌入式软件隔离层，以STM32为例☆15Jun 17, 2026Updated 4 months ago
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- ☆15Oct 2, 2023Updated 3 years ago
- RT-thread stm32-radio by up mcu☆30Jan 11, 2013Updated 13 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Cadence Allegro && Capture CIS Database Library☆34Aug 31, 2022Updated 4 years ago
- Some quick exploration of how k-means auto-encoders work☆10May 11, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tiny Tapeout 06☆19Nov 15, 2025Updated 11 months ago
- QSapecNG☆15Jun 7, 2021Updated 5 years ago
- Forth implementation in Java: http://linuxenvy.com/bprentice/JForth/☆10Apr 2, 2026Updated 6 months ago
- Renders Eagle CAD schematic and board files as svg images☆13Aug 24, 2016Updated 10 years ago
- ☆15Dec 9, 2019Updated 6 years ago
- Open source OKR application☆21Updated this week
- Source repository for https://hackaday.io/project/10820-open-source-multimeter☆14Aug 24, 2016Updated 10 years ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆28Jul 17, 2016Updated 10 years ago
- Script to map A. V. Hershey's vector fonts to TrueType☆18Feb 11, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A public repo for litle python scripts, for my blog☆12Mar 1, 2013Updated 13 years ago
- Naraeon SSD Tools, SSD Management Tool.☆24Feb 14, 2018Updated 8 years ago
- Nintendo Switch adapter for some classic (and/or alternative) controllers☆19Nov 29, 2017Updated 8 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆47Apr 27, 2020Updated 6 years ago
- Rust implementation of protocols defined by "LAN eXtensions for Instrumentation"(LXI).☆17Dec 18, 2023Updated 2 years ago
- Eurobot 2019 robot's firmware☆11Jul 23, 2019Updated 7 years ago
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago