Werni2A / OpenOrCadParserLinks
OpenOrCadParser - FOSS Parser for Cadence OrCAD designs.
☆64Updated last year
Alternatives and similar repositories for OpenOrCadParser
Users that are interested in OpenOrCadParser are comparing it to the libraries listed below
Sorting:
- OpenAllegroParser - FOSS Parser for Cadence Allegro designs.☆54Updated 3 years ago
- JTAG boundary scan debug & test tool.☆170Updated last year
- Schematic symbol libraries for FPGAs & microcontrollers.☆106Updated 4 years ago
- C++14 PCB autorouter☆82Updated last year
- Cadence Allegro Skills.☆51Updated 6 years ago
- Altium schematic format documentation, SVG converter and TK viewer☆190Updated 3 years ago
- Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…☆194Updated 2 weeks ago
- This is a mirror repository for official CTU CAN FD repository:☆34Updated this week
- A VXI-11 Instrument Server written in Python☆36Updated 8 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆87Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Test and measurement hardware abstraction library and protocol decodes. This is the library only. Most users should use scopehal-apps.☆259Updated this week
- ☆39Updated 4 years ago
- SCPI C implementation for embedded devices☆49Updated 9 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Python tools for signal integrity applications☆163Updated 3 weeks ago
- Tools to make life easier for PCB design with BGA's☆48Updated 5 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆122Updated 4 years ago
- Reference content for the Altium Designer scripting system☆27Updated 2 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Updated 4 years ago
- An open-source, cross-platform transmission line simulation tool.☆59Updated last year
- Migrated to Codeberg☆95Updated 8 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- Protocol decode and synthesis library☆68Updated 6 years ago
- Open source LXI library☆115Updated 9 months ago
- EDIF netlist checker tool☆26Updated 3 years ago
- Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS☆101Updated 2 years ago
- Python module for instrument control and automation.☆28Updated last year
- Absolute encoder VHDL core☆20Updated 8 years ago
- Small footprint and configurable SATA core☆156Updated 2 months ago