Alternatives and similar repositories for GTOpen:

Users that are interested in GTOpen are comparing it to the libraries listed below

• FEDEVEL / allegro-script-add_layer_name
  ☆20Updated 7 years ago
• suisuisi / jtag
  fpga jtag hardware
  ☆21Updated last year
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆46Updated 5 years ago
• tom66 / scopy-fpga
  Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware
  ☆66Updated 4 years ago
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆36Updated last year
• eleqian / WiDSO
  simple DSO over Wi-Fi
  ☆106Updated 8 years ago
• tom66 / scopy_hardware
  Scopy MVP Schematics/Hardware Design Files
  ☆55Updated 4 years ago
• LE-TOM / JTAG-HS3
  xilxin download tools
  ☆51Updated 5 years ago
• TerayTech / TT_Digilent_JTAG_HS2
  用于xilinx平台的简易自制下载器。
  ☆93Updated 4 years ago
• openzynqhardware / openzynq
  ☆35Updated 4 years ago
• Elrori / EBAZ4205
  EBAZ4205 BOARD
  ☆187Updated 2 years ago
• tomzbj / fpm_skills
  Allegro footprints, written in fpm skill.
  ☆12Updated 8 years ago
• yitiandelan / ZLCR
  Low cost L-C-R Meter
  ☆76Updated 2 years ago
• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆89Updated 3 years ago
• Spray0 / SP_DEVKIT_ZYNQ7010-20
  ZYNQ7010-20 开源开发板，经济实惠好吃不贵
  ☆140Updated 2 years ago
• Hello-FPGA / ZYNQ7020_Core_Board
  This is xc7z020clg400 FPGA hardware core board design
  ☆38Updated last year
• tomzbj / zi2c
  ☆32Updated 2 years ago
• FengJungle / USB_Protocol_CH
  FengJungle整理的USB协议2.0中文版（持续更新）
  ☆97Updated 4 years ago
• xtoolbox / pcad2kicad
  Convert Altium Designer and PCAD library to KiCad
  ☆121Updated 2 years ago
• DreamSourceLab / DSLogic-hdl
  An open source FPGA design for DSLogic
  ☆143Updated 10 years ago
• zevorn / 8051-ell
  这是一个专门为8051内核MCU设计的ELL库。
  ☆66Updated 3 years ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆24Updated 6 years ago
• XiaoSenLuo / CadenceLibrary
  Cadence Allegro && Capture CIS Database Library
  ☆16Updated 2 years ago
• juulsA / exportJson
  Skill script for Allegro PCB designer, which generates a JSON representation of the board.
  ☆17Updated 4 months ago
• kholia / xvc-esp32
  Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.
  ☆94Updated 3 years ago
• DeamonYang / FPGA_USB2.0_DAQ
  基于USB2.0 的数据采集卡
  ☆16Updated 5 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆46Updated 8 years ago
• dragonlock2 / ftdi_dumps
  FTDI EEPROM dumps for common JTAG FPGA programmers
  ☆74Updated last year
• lukeli17 / Allegro_Skill_LY
  收集Cadence一些实用的Skill（自用）
  ☆14Updated 2 years ago
• XIVN1987 / Blaster
  Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.
  ☆20Updated last year